UART simulation
This commit is contained in:
@@ -105,6 +105,11 @@ class SCI1:
|
||||
self.ssr = (self.ssr & (writable_zero_flags & value)) | (value & ~writable_zero_flags)
|
||||
|
||||
def inject_rx(self, value: int) -> None:
|
||||
if self.ssr & SCI_SSR_ORER:
|
||||
return
|
||||
if self.ssr & SCI_SSR_RDRF:
|
||||
self.ssr |= SCI_SSR_ORER
|
||||
return
|
||||
self.rdr = value & 0xFF
|
||||
self.ssr |= SCI_SSR_RDRF
|
||||
|
||||
|
||||
Reference in New Issue
Block a user