aiden/h8-536-decoder
1
0
Fork 0
Code Activity
Files
4649cf530fc412f721e3da77c800668defb9a9b8
h8-536-decoder/build/rom_decompiled.json
Aiden 4649cf530f Cycle states
2026-05-25 13:54:34 +10:00

63433 lines
1.6 MiB
Raw Blame History

{
"vectors": [
{
"address": 0,
"name": "reset",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 4,
"name": "invalid_instruction",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 6,
"name": "zero_divide",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 8,
"name": "trap_vs",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 16,
"name": "address_error",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 18,
"name": "trace",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 22,
"name": "nmi",
"target": 17299,
"target_label": "vec_nmi_4393"
},
{
"address": 32,
"name": "trapa_0",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 34,
"name": "trapa_1",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 36,
"name": "trapa_2",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 38,
"name": "trapa_3",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 40,
"name": "trapa_4",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 42,
"name": "trapa_5",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 44,
"name": "trapa_6",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 46,
"name": "trapa_7",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 48,
"name": "trapa_8",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 50,
"name": "trapa_9",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 52,
"name": "trapa_a",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 54,
"name": "trapa_b",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 56,
"name": "trapa_c",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 58,
"name": "trapa_d",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 60,
"name": "trapa_e",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 62,
"name": "trapa_f",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 64,
"name": "irq0",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 66,
"name": "interval_timer",
"target": 49092,
"target_label": "vec_interval_timer_BFC4"
},
{
"address": 72,
"name": "irq1",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 80,
"name": "irq2",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 82,
"name": "irq3",
"target": 15408,
"target_label": "vec_irq3_3C30"
},
{
"address": 88,
"name": "irq4",
"target": 15047,
"target_label": "vec_irq4_3AC7"
},
{
"address": 90,
"name": "irq5",
"target": 4096,
"target_label": "vec_reset_1000"
},
{
"address": 98,
"name": "frt1_ocia",
"target": 48874,
"target_label": "vec_frt1_ocia_BEEA"
},
{
"address": 106,
"name": "frt2_ocia",
"target": 48931,
"target_label": "vec_frt2_ocia_BF23"
},
{
"address": 128,
"name": "sci1_eri",
"target": 47959,
"target_label": "vec_sci1_eri_BB57"
},
{
"address": 130,
"name": "sci1_rxi",
"target": 47975,
"target_label": "vec_sci1_rxi_BB67"
},
{
"address": 132,
"name": "sci1_txi",
"target": 47748,
"target_label": "vec_sci1_txi_BA84"
},
{
"address": 144,
"name": "ad_adi",
"target": 15769,
"target_label": "vec_ad_adi_3D99"
}
],
"dtc_vectors": [],
"memory_regions": [
{
"name": "exception_vectors",
"start": 0,
"end": 159,
"kind": "vectors",
"manual": "section 2 address space"
},
{
"name": "dtc_vectors",
"start": 160,
"end": 255,
"kind": "dtc_vectors",
"manual": "section 2 address space"
},
{
"name": "program_or_external",
"start": 256,
"end": 63103,
"kind": "program",
"manual": "section 2/17 mode-dependent ROM or external space"
},
{
"name": "on_chip_ram",
"start": 63104,
"end": 65151,
"kind": "ram",
"manual": "section 16 RAM"
},
{
"name": "register_field",
"start": 65152,
"end": 65535,
"kind": "registers",
"manual": "appendix B register map"
}
],
"data_candidates": {
"strings": [
{
"address": 10834,
"length": 11,
"text": "78785=5=5=,",
"terminated": false
},
{
"address": 11194,
"length": 7,
"text": "8*8B8Z8",
"terminated": false
},
{
"address": 16818,
"length": 32,
"text": "01020304050607080910111213141516",
"terminated": false
},
{
"address": 22436,
"length": 7,
"text": "Z [ ",
"terminated": false
},
{
"address": 22570,
"length": 6,
"text": "Z [ ",
"terminated": false
},
{
"address": 23381,
"length": 10,
"text": "0123456789",
"terminated": true
},
{
"address": 23392,
"length": 40,
"text": " 0 1 2 3 4 5 6 7 8 910111213141516171819",
"terminated": false
},
{
"address": 24822,
"length": 16,
"text": "0123456789ABCDEF",
"terminated": false
},
{
"address": 25356,
"length": 9,
"text": "m*mDm^mxm",
"terminated": false
},
{
"address": 25406,
"length": 6,
"text": "vpwhx6",
"terminated": true
},
{
"address": 25559,
"length": 10,
"text": "OPERATION ",
"terminated": false
},
{
"address": 25589,
"length": 10,
"text": " PAINT ",
"terminated": false
},
{
"address": 25616,
"length": 18,
"text": " ADV~Xd",
"terminated": false
},
{
"address": 25667,
"length": 10,
"text": "OPERATION ",
"terminated": false
},
{
"address": 25697,
"length": 10,
"text": "IRIS/M.BLK",
"terminated": false
},
{
"address": 25744,
"length": 10,
"text": "OPERATION ",
"terminated": false
},
{
"address": 25774,
"length": 10,
"text": " LOCK ",
"terminated": false
},
{
"address": 25903,
"length": 19,
"text": " DYNA LATITUDE Xe/",
"terminated": false
},
{
"address": 25937,
"length": 18,
"text": "HIGH LOW~XeP",
"terminated": false
},
{
"address": 25976,
"length": 18,
"text": "STD OFF~Xew",
"terminated": false
},
{
"address": 26057,
"length": 18,
"text": " BLACK STR Xe",
"terminated": false
},
{
"address": 26180,
"length": 19,
"text": " BLACK STR XfD",
"terminated": false
},
{
"address": 26213,
"length": 19,
"text": " STRETCH LEVEL Xfe",
"terminated": false
},
{
"address": 26243,
"length": 18,
"text": "POINT1 POINT2Xf",
"terminated": false
},
{
"address": 26374,
"length": 18,
"text": " BLACK STR Xg",
"terminated": false
},
{
"address": 26407,
"length": 19,
"text": " COMPRESS LEVEL Xg'",
"terminated": false
},
{
"address": 26437,
"length": 19,
"text": "POINT1 POINT2XgE",
"terminated": false
},
{
"address": 26592,
"length": 18,
"text": " TLCS Xg",
"terminated": false
},
{
"address": 26626,
"length": 17,
"text": "ON OFF~Xh",
"terminated": false
},
{
"address": 26655,
"length": 18,
"text": " AGC GAIN AE Xh",
"terminated": false
},
{
"address": 26730,
"length": 136,
"text": " CL F16 F11 F8 F5.6F4 F2.8F2 F1.8F1.4 OP DPR HYP HIGHMID LOW 36dB30dB24dB18dB12dB 9dB 6dB 3dB 0dB-3dB",
"terminated": true
},
{
"address": 26939,
"length": 19,
"text": " AUTO FUNC Xi;",
"terminated": false
},
{
"address": 26972,
"length": 19,
"text": " ATW Xi\\",
"terminated": false
},
{
"address": 27012,
"length": 17,
"text": "ON OFF~Xi",
"terminated": false
},
{
"address": 27215,
"length": 19,
"text": " AUTO FUNC XjO",
"terminated": false
},
{
"address": 27249,
"length": 18,
"text": "STD SPOT.L~Xjp",
"terminated": false
},
{
"address": 27278,
"length": 18,
"text": " A.IRIS MODE Xj",
"terminated": false
},
{
"address": 27309,
"length": 17,
"text": "AI BACK.L~Xj",
"terminated": false
},
{
"address": 27453,
"length": 19,
"text": " AUTO FUNC Xk=",
"terminated": false
},
{
"address": 27486,
"length": 19,
"text": " AUTO FOCUS Xk^",
"terminated": false
},
{
"address": 27526,
"length": 17,
"text": "ON OFF~Xk",
"terminated": false
},
{
"address": 27631,
"length": 18,
"text": " DIAG Xk",
"terminated": false
},
{
"address": 27670,
"length": 18,
"text": " DIAG DATA Xl",
"terminated": false
},
{
"address": 27701,
"length": 18,
"text": "RESET REQ~Xl4",
"terminated": false
},
{
"address": 28224,
"length": 19,
"text": " DIAG Xn@",
"terminated": false
},
{
"address": 28548,
"length": 18,
"text": " OTHERS Xo",
"terminated": false
},
{
"address": 28590,
"length": 18,
"text": " SHUTTER Xo",
"terminated": false
},
{
"address": 28621,
"length": 17,
"text": "EVS ECS~Xo",
"terminated": false
},
{
"address": 28754,
"length": 14,
"text": " SET RCP ",
"terminated": false
},
{
"address": 28783,
"length": 14,
"text": " MASTER ",
"terminated": false
},
{
"address": 28831,
"length": 18,
"text": " OTHERS Xp",
"terminated": false
},
{
"address": 28864,
"length": 18,
"text": " COPY TO SLAVES~Xp",
"terminated": false
},
{
"address": 28963,
"length": 19,
"text": " OTHERS Xq#",
"terminated": false
},
{
"address": 28996,
"length": 19,
"text": " CAM ID SET~XqD",
"terminated": false
},
{
"address": 29129,
"length": 18,
"text": " OTHERS Xq",
"terminated": false
},
{
"address": 29177,
"length": 18,
"text": " CAM ID IND Xq",
"terminated": false
},
{
"address": 29203,
"length": 18,
"text": " TITLE IND Xr",
"terminated": false
},
{
"address": 29234,
"length": 18,
"text": "ON OFF~Xr1",
"terminated": false
},
{
"address": 29349,
"length": 18,
"text": " OTHERS Xr",
"terminated": false
},
{
"address": 29383,
"length": 17,
"text": "CAM BARS~Xr",
"terminated": false
},
{
"address": 29412,
"length": 18,
"text": " CLOCK IND Xr",
"terminated": false
},
{
"address": 29442,
"length": 18,
"text": " OFF~Xs",
"terminated": false
},
{
"address": 29545,
"length": 19,
"text": " OTHERS Xsi",
"terminated": false
},
{
"address": 29587,
"length": 18,
"text": " CENTER MARKER Xs",
"terminated": false
},
{
"address": 29618,
"length": 17,
"text": "ON OFF~Xs",
"terminated": false
},
{
"address": 29733,
"length": 19,
"text": " OTHERS Xt%",
"terminated": false
},
{
"address": 29767,
"length": 18,
"text": "80% 90%~XtF",
"terminated": false
},
{
"address": 29796,
"length": 19,
"text": " SAFETY ZONE Xtd",
"terminated": false
},
{
"address": 29826,
"length": 18,
"text": " OFF~Xt",
"terminated": false
},
{
"address": 30011,
"length": 19,
"text": " OTHERS Xu;",
"terminated": false
},
{
"address": 30045,
"length": 18,
"text": "ON TONE OFF~Xu\\",
"terminated": false
},
{
"address": 30074,
"length": 19,
"text": " BARS TYPE Xuz",
"terminated": false
},
{
"address": 30116,
"length": 18,
"text": " SMPTE Xu",
"terminated": false
},
{
"address": 30140,
"length": 18,
"text": " SPLIT Xu",
"terminated": false
},
{
"address": 30176,
"length": 18,
"text": " FULLFIELD 75% Xu",
"terminated": false
},
{
"address": 30199,
"length": 18,
"text": " EBU 75% Xu",
"terminated": false
},
{
"address": 30234,
"length": 18,
"text": " FULLFIELD100% Xv",
"terminated": false
},
{
"address": 30257,
"length": 20,
"text": " EBU 100% Xv1 ",
"terminated": false
},
{
"address": 30280,
"length": 20,
"text": " SNG XvH ",
"terminated": true
},
{
"address": 30362,
"length": 18,
"text": " OTHERS Xv",
"terminated": false
},
{
"address": 30404,
"length": 18,
"text": " SCREEN MODE Xv",
"terminated": false
},
{
"address": 30484,
"length": 17,
"text": "4:3 16:9~Xw",
"terminated": false
},
{
"address": 30506,
"length": 20,
"text": " 16:9 Xw* ",
"terminated": false
},
{
"address": 30529,
"length": 19,
"text": " 4:3 XwA",
"terminated": false
},
{
"address": 30666,
"length": 18,
"text": " OTHERS Xw",
"terminated": false
},
{
"address": 30708,
"length": 18,
"text": "COMM LINK ITEM-1Xw",
"terminated": false
},
{
"address": 30739,
"length": 17,
"text": "GAIN SHUTTER~Xx",
"terminated": false
},
{
"address": 30901,
"length": 18,
"text": " OTHERS Xx",
"terminated": false
},
{
"address": 30935,
"length": 17,
"text": "WHITE BLACK~Xx",
"terminated": false
},
{
"address": 30964,
"length": 18,
"text": "COMM LINK ITEM-2Xx",
"terminated": false
},
{
"address": 31006,
"length": 17,
"text": "FLARE Xy",
"terminated": false
},
{
"address": 33180,
"length": 17,
"text": " SHADING X",
"terminated": false
},
{
"address": 33213,
"length": 17,
"text": " WHITE~X",
"terminated": false
},
{
"address": 33243,
"length": 17,
"text": "SHADING AUTO SETX",
"terminated": false
},
{
"address": 33273,
"length": 17,
"text": " BLACK~X",
"terminated": false
},
{
"address": 33361,
"length": 17,
"text": " SHADING X",
"terminated": false
},
{
"address": 33394,
"length": 17,
"text": " WHITE V SAW X",
"terminated": false
},
{
"address": 33424,
"length": 17,
"text": " RED GREEN BLUE X",
"terminated": false
},
{
"address": 33545,
"length": 17,
"text": " SHADING X",
"terminated": false
},
{
"address": 33578,
"length": 17,
"text": " WHITE V PARA X",
"terminated": false
},
{
"address": 33608,
"length": 17,
"text": " RED GREEN BLUE X",
"terminated": false
},
{
"address": 33729,
"length": 17,
"text": " SHADING X",
"terminated": false
},
{
"address": 33762,
"length": 17,
"text": " WHITE H SAW X",
"terminated": false
},
{
"address": 33792,
"length": 17,
"text": " RED GREEN BLUE X",
"terminated": false
},
{
"address": 33913,
"length": 17,
"text": " SHADING X",
"terminated": false
},
{
"address": 33946,
"length": 17,
"text": " WHITE H PARA X",
"terminated": false
},
{
"address": 33976,
"length": 17,
"text": " RED GREEN BLUE X",
"terminated": false
},
{
"address": 34097,
"length": 17,
"text": " SHADING X",
"terminated": false
},
{
"address": 34130,
"length": 17,
"text": " BLACK V SAW X",
"terminated": false
},
{
"address": 34160,
"length": 17,
"text": " RED GREEN BLUE X",
"terminated": false
},
{
"address": 34281,
"length": 17,
"text": " SHADING X",
"terminated": false
},
{
"address": 34314,
"length": 17,
"text": " BLACK V PARA X",
"terminated": false
},
{
"address": 34344,
"length": 17,
"text": " RED GREEN BLUE X",
"terminated": false
},
{
"address": 34465,
"length": 17,
"text": " SHADING X",
"terminated": false
},
{
"address": 34498,
"length": 17,
"text": " BLACK H SAW X",
"terminated": false
},
{
"address": 34528,
"length": 17,
"text": " RED GREEN BLUE X",
"terminated": false
},
{
"address": 34649,
"length": 17,
"text": " SHADING X",
"terminated": false
},
{
"address": 34682,
"length": 17,
"text": " BLACK H PARA X",
"terminated": false
},
{
"address": 34712,
"length": 17,
"text": " RED GREEN BLUE X",
"terminated": false
},
{
"address": 34877,
"length": 17,
"text": " MATRIX X",
"terminated": false
},
{
"address": 34911,
"length": 16,
"text": "STD FL~X",
"terminated": false
},
{
"address": 34940,
"length": 17,
"text": " PRESET MATRIX X",
"terminated": false
},
{
"address": 34971,
"length": 16,
"text": "H.SAT SPCL~X",
"terminated": false
},
{
"address": 35081,
"length": 17,
"text": " MATRIX X",
"terminated": false
},
{
"address": 35115,
"length": 16,
"text": "ON OFF~X",
"terminated": false
},
{
"address": 35144,
"length": 17,
"text": " SAT HUE X",
"terminated": false
},
{
"address": 35340,
"length": 17,
"text": " MATRIX X",
"terminated": false
},
{
"address": 35374,
"length": 16,
"text": "ON SKIN OFF~X",
"terminated": false
},
{
"address": 35403,
"length": 17,
"text": " SAT HUE X",
"terminated": false
},
{
"address": 35535,
"length": 17,
"text": " MATRIX X",
"terminated": false
},
{
"address": 35577,
"length": 17,
"text": " R-G R-B G-R X",
"terminated": false
},
{
"address": 35697,
"length": 17,
"text": " MATRIX X",
"terminated": false
},
{
"address": 35739,
"length": 17,
"text": " G-B B-R B-G X",
"terminated": false
},
{
"address": 36023,
"length": 17,
"text": " FILTER X",
"terminated": false
},
{
"address": 36076,
"length": 17,
"text": " 1 2 3 4 X",
"terminated": false
},
{
"address": 36103,
"length": 16,
"text": " 1 2 3 4 ~X",
"terminated": false
},
{
"address": 36231,
"length": 17,
"text": " A B C D X",
"terminated": false
},
{
"address": 36258,
"length": 16,
"text": " A B C D ~X",
"terminated": false
},
{
"address": 36439,
"length": 17,
"text": " LENS X",
"terminated": false
},
{
"address": 36473,
"length": 16,
"text": "ON CONT1 OFF~X",
"terminated": false
},
{
"address": 36502,
"length": 17,
"text": "FOCUS ZOOM X",
"terminated": false
},
{
"address": 36659,
"length": 17,
"text": " PAN/TILT X",
"terminated": false
},
{
"address": 36693,
"length": 16,
"text": "ON CONT2 OFF~X",
"terminated": false
},
{
"address": 36722,
"length": 17,
"text": " PAN TILT X",
"terminated": false
},
{
"address": 36912,
"length": 17,
"text": " SKIN GATE X",
"terminated": false
},
{
"address": 36946,
"length": 16,
"text": "ON IND OFF~X",
"terminated": false
},
{
"address": 36975,
"length": 17,
"text": " GATE SIZE X",
"terminated": false
},
{
"address": 37078,
"length": 17,
"text": " SKIN GATE X",
"terminated": false
},
{
"address": 37111,
"length": 17,
"text": " SIZE X",
"terminated": false
},
{
"address": 37141,
"length": 17,
"text": " R-Y B-Y X",
"terminated": false
},
{
"address": 37272,
"length": 17,
"text": " SKIN GATE X",
"terminated": false
},
{
"address": 37305,
"length": 17,
"text": " POSI X",
"terminated": false
},
{
"address": 37335,
"length": 17,
"text": " R-Y B-Y X",
"terminated": false
},
{
"address": 37477,
"length": 17,
"text": " SKIN DETAIL X",
"terminated": false
},
{
"address": 37548,
"length": 17,
"text": " OFF X",
"terminated": false
},
{
"address": 37916,
"length": 14,
"text": " ITEM ",
"terminated": false
},
{
"address": 37945,
"length": 14,
"text": "NOT AVAILABLE ",
"terminated": false
},
{
"address": 38028,
"length": 14,
"text": " TLCS ",
"terminated": false
},
{
"address": 38057,
"length": 14,
"text": " ON ",
"terminated": false
},
{
"address": 38140,
"length": 14,
"text": " FILTER ",
"terminated": false
},
{
"address": 38179,
"length": 14,
"text": " CHANGE TO[ ] ",
"terminated": false
},
{
"address": 38232,
"length": 14,
"text": "CHG CC[ ]ND[ ]",
"terminated": false
},
{
"address": 38313,
"length": 32,
"text": " 43 2 1 DC B A ",
"terminated": true
},
{
"address": 38396,
"length": 14,
"text": " KNEE ",
"terminated": false
},
{
"address": 38437,
"length": 14,
"text": " AUTO ",
"terminated": false
},
{
"address": 38460,
"length": 14,
"text": " PRESET ",
"terminated": false
},
{
"address": 38483,
"length": 14,
"text": " DL ",
"terminated": false
},
{
"address": 38566,
"length": 14,
"text": " FLARE ",
"terminated": false
},
{
"address": 38595,
"length": 14,
"text": " OFF ",
"terminated": false
},
{
"address": 38678,
"length": 14,
"text": " ATW ",
"terminated": false
},
{
"address": 38707,
"length": 14,
"text": " ON ",
"terminated": false
},
{
"address": 38790,
"length": 14,
"text": " GAMMA ",
"terminated": false
},
{
"address": 38819,
"length": 14,
"text": " OFF ",
"terminated": false
},
{
"address": 38902,
"length": 14,
"text": " DETAIL ",
"terminated": false
},
{
"address": 38931,
"length": 14,
"text": " OFF ",
"terminated": false
},
{
"address": 39011,
"length": 17,
"text": " AUTO LEVEL X",
"terminated": false
},
{
"address": 39061,
"length": 17,
"text": "START:PUSH AGAINX",
"terminated": false
},
{
"address": 39120,
"length": 17,
"text": "WHT/BLK BALANCE X",
"terminated": false
},
{
"address": 39150,
"length": 17,
"text": " NOT AUTO X",
"terminated": false
},
{
"address": 39307,
"length": 17,
"text": " AUTO SKIN X",
"terminated": false
},
{
"address": 39340,
"length": 17,
"text": "START:PUSH AGAINX",
"terminated": false
},
{
"address": 39370,
"length": 17,
"text": " GATE SIZE X",
"terminated": false
},
{
"address": 39499,
"length": 17,
"text": " AUTO SKIN X",
"terminated": false
},
{
"address": 39533,
"length": 16,
"text": "ON WINDOW OFF~X",
"terminated": false
},
{
"address": 39562,
"length": 17,
"text": "H-POSI V-POSIX",
"terminated": false
},
{
"address": 39719,
"length": 17,
"text": " AUTO SKIN X",
"terminated": false
},
{
"address": 39753,
"length": 16,
"text": "ON WINDOW OFF~X",
"terminated": false
},
{
"address": 39782,
"length": 17,
"text": "WIDTH HEIGHTX",
"terminated": false
},
{
"address": 39909,
"length": 9,
"text": "AUTO SKIN",
"terminated": false
},
{
"address": 39936,
"length": 14,
"text": " ",
"terminated": false
},
{
"address": 39994,
"length": 272,
"text": " OPERATION OPERATION NG:BARS NG:HIGH LIGHT NG:LOW LIGHT OK ",
"terminated": true
},
{
"address": 40313,
"length": 13,
"text": "WHITE SHADING",
"terminated": false
},
{
"address": 40342,
"length": 14,
"text": " AUTO SET ",
"terminated": false
},
{
"address": 40447,
"length": 13,
"text": "BLACK SHADING",
"terminated": false
},
{
"address": 40476,
"length": 14,
"text": " AUTO SET ",
"terminated": false
},
{
"address": 40534,
"length": 272,
"text": " OPERATION OPERATION NG:BARS NG OK ",
"terminated": true
},
{
"address": 40856,
"length": 14,
"text": " COPY ",
"terminated": false
},
{
"address": 40885,
"length": 14,
"text": " IN PROGRESS ",
"terminated": false
},
{
"address": 40968,
"length": 14,
"text": " COPY ",
"terminated": false
},
{
"address": 40997,
"length": 14,
"text": " COMPLETED ",
"terminated": false
}
],
"pointer_tables": [
{
"address": 6686,
"entry_size": 2,
"count": 4,
"targets": [
63224,
64252,
65022,
65280
],
"target_regions": [
"on_chip_ram",
"on_chip_ram",
"on_chip_ram",
"register_field"
]
},
{
"address": 7856,
"entry_size": 2,
"count": 4,
"targets": [
63280,
63271,
10261,
63281
],
"target_regions": [
"on_chip_ram",
"on_chip_ram",
"program_or_external",
"on_chip_ram"
]
},
{
"address": 10408,
"entry_size": 2,
"count": 6,
"targets": [
11430,
11430,
11430,
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 10422,
"entry_size": 2,
"count": 10,
"targets": [
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 10460,
"entry_size": 2,
"count": 8,
"targets": [
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 10482,
"entry_size": 2,
"count": 29,
"targets": [
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 10542,
"entry_size": 2,
"count": 6,
"targets": [
11430,
11430,
11430,
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 10556,
"entry_size": 2,
"count": 3,
"targets": [
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 10564,
"entry_size": 2,
"count": 3,
"targets": [
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 10572,
"entry_size": 2,
"count": 3,
"targets": [
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 10580,
"entry_size": 2,
"count": 3,
"targets": [
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 10588,
"entry_size": 2,
"count": 3,
"targets": [
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 10596,
"entry_size": 2,
"count": 3,
"targets": [
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 10604,
"entry_size": 2,
"count": 3,
"targets": [
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 10612,
"entry_size": 2,
"count": 3,
"targets": [
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 10626,
"entry_size": 2,
"count": 18,
"targets": [
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 10670,
"entry_size": 2,
"count": 4,
"targets": [
11430,
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 10680,
"entry_size": 2,
"count": 6,
"targets": [
11430,
11430,
11430,
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 10716,
"entry_size": 2,
"count": 8,
"targets": [
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 10746,
"entry_size": 2,
"count": 13,
"targets": [
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 10784,
"entry_size": 2,
"count": 8,
"targets": [
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 10804,
"entry_size": 2,
"count": 15,
"targets": [
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 10850,
"entry_size": 2,
"count": 24,
"targets": [
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 10904,
"entry_size": 2,
"count": 4,
"targets": [
11430,
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 10914,
"entry_size": 2,
"count": 18,
"targets": [
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 10952,
"entry_size": 2,
"count": 115,
"targets": [
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 11204,
"entry_size": 2,
"count": 113,
"targets": [
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430,
11430
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 13216,
"entry_size": 2,
"count": 3,
"targets": [
65318,
4521,
63270
],
"target_regions": [
"register_field",
"program_or_external",
"on_chip_ram"
]
},
{
"address": 13432,
"entry_size": 2,
"count": 3,
"targets": [
63376,
63271,
17437
],
"target_regions": [
"on_chip_ram",
"on_chip_ram",
"program_or_external"
]
},
{
"address": 13788,
"entry_size": 2,
"count": 3,
"targets": [
65063,
4629,
63255
],
"target_regions": [
"on_chip_ram",
"program_or_external",
"on_chip_ram"
]
},
{
"address": 18072,
"entry_size": 2,
"count": 3,
"targets": [
63312,
5671,
4347
],
"target_regions": [
"on_chip_ram",
"program_or_external",
"program_or_external"
]
},
{
"address": 18350,
"entry_size": 2,
"count": 3,
"targets": [
63314,
5671,
4347
],
"target_regions": [
"on_chip_ram",
"program_or_external",
"program_or_external"
]
},
{
"address": 18602,
"entry_size": 2,
"count": 4,
"targets": [
64259,
63270,
4629,
63185
],
"target_regions": [
"on_chip_ram",
"on_chip_ram",
"program_or_external",
"on_chip_ram"
]
},
{
"address": 23074,
"entry_size": 2,
"count": 3,
"targets": [
6904,
63308,
5671
],
"target_regions": [
"program_or_external",
"on_chip_ram",
"program_or_external"
]
},
{
"address": 25326,
"entry_size": 2,
"count": 4,
"targets": [
64738,
64610,
64132,
4572
],
"target_regions": [
"on_chip_ram",
"on_chip_ram",
"on_chip_ram",
"program_or_external"
]
},
{
"address": 29948,
"entry_size": 2,
"count": 3,
"targets": [
63346,
5671,
4776
],
"target_regions": [
"on_chip_ram",
"program_or_external",
"program_or_external"
]
},
{
"address": 33010,
"entry_size": 2,
"count": 3,
"targets": [
64640,
64644,
4572
],
"target_regions": [
"on_chip_ram",
"on_chip_ram",
"program_or_external"
]
},
{
"address": 46560,
"entry_size": 2,
"count": 3,
"targets": [
63346,
5671,
4512
],
"target_regions": [
"on_chip_ram",
"program_or_external",
"program_or_external"
]
},
{
"address": 47052,
"entry_size": 2,
"count": 3,
"targets": [
63346,
5671,
4512
],
"target_regions": [
"on_chip_ram",
"program_or_external",
"program_or_external"
]
},
{
"address": 49682,
"entry_size": 2,
"count": 5,
"targets": [
5888,
5762,
5732,
5703,
5680
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 50166,
"entry_size": 2,
"count": 7,
"targets": [
4629,
4614,
4503,
4488,
4473,
4464,
4449
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 51040,
"entry_size": 2,
"count": 3,
"targets": [
17564,
17566,
17568
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 53004,
"entry_size": 2,
"count": 3,
"targets": [
5655,
6169,
6656
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 53224,
"entry_size": 2,
"count": 3,
"targets": [
4113,
4884,
5655
],
"target_regions": [
"program_or_external",
"program_or_external",
"program_or_external"
]
},
{
"address": 53384,
"entry_size": 2,
"count": 3,
"targets": [
63224,
63995,
64766
],
"target_regions": [
"on_chip_ram",
"on_chip_ram",
"on_chip_ram"
]
}
]
},
"call_graph": {
"nodes": [
{
"start": 4096,
"label": "vec_reset_1000",
"sources": [
"reset",
"invalid_instruction",
"zero_divide",
"trap_vs",
"address_error",
"trace",
"trapa_0",
"trapa_1",
"trapa_2",
"trapa_3",
"trapa_4",
"trapa_5",
"trapa_6",
"trapa_7",
"trapa_8",
"trapa_9",
"trapa_a",
"trapa_b",
"trapa_c",
"trapa_d",
"trapa_e",
"trapa_f",
"irq0",
"irq1",
"irq2",
"irq5"
],
"instruction_count": 42,
"end": 4301,
"calls": [],
"unresolved_calls": 0
},
{
"start": 4302,
"label": "loc_10CE",
"sources": [],
"instruction_count": 217,
"end": 4950,
"calls": [
16076
],
"unresolved_calls": 0
},
{
"start": 5600,
"label": "loc_15E0",
"sources": [],
"instruction_count": 95,
"end": 5892,
"calls": [
9808,
15956,
17300,
17495,
17690,
5893,
5965,
6037,
6089,
6139,
6189,
6289,
6375,
6474,
6521,
6957,
6980,
7003,
7072,
7094,
7116,
7026,
7049,
7138,
7160
],
"unresolved_calls": 0
},
{
"start": 5893,
"label": "loc_1705",
"sources": [],
"instruction_count": 21,
"end": 5964,
"calls": [
18682,
6562
],
"unresolved_calls": 0
},
{
"start": 5965,
"label": "loc_174D",
"sources": [],
"instruction_count": 21,
"end": 6036,
"calls": [
18682,
6562
],
"unresolved_calls": 0
},
{
"start": 6037,
"label": "loc_1795",
"sources": [],
"instruction_count": 17,
"end": 6088,
"calls": [
8487,
6562
],
"unresolved_calls": 0
},
{
"start": 6089,
"label": "loc_17C9",
"sources": [],
"instruction_count": 16,
"end": 6138,
"calls": [
6562
],
"unresolved_calls": 0
},
{
"start": 6139,
"label": "loc_17FB",
"sources": [],
"instruction_count": 16,
"end": 6188,
"calls": [
6562
],
"unresolved_calls": 0
},
{
"start": 6189,
"label": "loc_182D",
"sources": [],
"instruction_count": 18,
"end": 6244,
"calls": [
6562
],
"unresolved_calls": 0
},
{
"start": 6289,
"label": "loc_1891",
"sources": [],
"instruction_count": 13,
"end": 6330,
"calls": [
6562
],
"unresolved_calls": 0
},
{
"start": 6375,
"label": "loc_18E7",
"sources": [],
"instruction_count": 18,
"end": 6430,
"calls": [
6562
],
"unresolved_calls": 0
},
{
"start": 6474,
"label": "loc_194A",
"sources": [],
"instruction_count": 15,
"end": 6520,
"calls": [
6562
],
"unresolved_calls": 0
},
{
"start": 6521,
"label": "loc_1979",
"sources": [],
"instruction_count": 13,
"end": 6561,
"calls": [
6619
],
"unresolved_calls": 0
},
{
"start": 6562,
"label": "loc_19A2",
"sources": [],
"instruction_count": 22,
"end": 6618,
"calls": [],
"unresolved_calls": 0
},
{
"start": 6619,
"label": "loc_19DB",
"sources": [],
"instruction_count": 23,
"end": 6676,
"calls": [
15956
],
"unresolved_calls": 0
},
{
"start": 6709,
"label": "loc_1A35",
"sources": [],
"instruction_count": 30,
"end": 6780,
"calls": [
6797,
15956
],
"unresolved_calls": 0
},
{
"start": 6797,
"label": "loc_1A8D",
"sources": [],
"instruction_count": 7,
"end": 6811,
"calls": [],
"unresolved_calls": 0
},
{
"start": 6812,
"label": "loc_1A9C",
"sources": [],
"instruction_count": 28,
"end": 6883,
"calls": [
18682
],
"unresolved_calls": 0
},
{
"start": 6884,
"label": "loc_1AE4",
"sources": [],
"instruction_count": 16,
"end": 6922,
"calls": [
18682
],
"unresolved_calls": 0
},
{
"start": 6923,
"label": "loc_1B0B",
"sources": [],
"instruction_count": 15,
"end": 6956,
"calls": [
18682
],
"unresolved_calls": 0
},
{
"start": 6957,
"label": "loc_1B2D",
"sources": [],
"instruction_count": 7,
"end": 6979,
"calls": [
7182
],
"unresolved_calls": 0
},
{
"start": 6980,
"label": "loc_1B44",
"sources": [],
"instruction_count": 7,
"end": 7002,
"calls": [
7182
],
"unresolved_calls": 0
},
{
"start": 7003,
"label": "loc_1B5B",
"sources": [],
"instruction_count": 7,
"end": 7025,
"calls": [
7182
],
"unresolved_calls": 0
},
{
"start": 7026,
"label": "loc_1B72",
"sources": [],
"instruction_count": 7,
"end": 7048,
"calls": [
7182
],
"unresolved_calls": 0
},
{
"start": 7049,
"label": "loc_1B89",
"sources": [],
"instruction_count": 7,
"end": 7071,
"calls": [
7182
],
"unresolved_calls": 0
},
{
"start": 7072,
"label": "loc_1BA0",
"sources": [],
"instruction_count": 7,
"end": 7093,
"calls": [
7182
],
"unresolved_calls": 0
},
{
"start": 7094,
"label": "loc_1BB6",
"sources": [],
"instruction_count": 7,
"end": 7115,
"calls": [
7182
],
"unresolved_calls": 0
},
{
"start": 7116,
"label": "loc_1BCC",
"sources": [],
"instruction_count": 7,
"end": 7137,
"calls": [
7182
],
"unresolved_calls": 0
},
{
"start": 7138,
"label": "loc_1BE2",
"sources": [],
"instruction_count": 7,
"end": 7159,
"calls": [
7182
],
"unresolved_calls": 0
},
{
"start": 7160,
"label": "loc_1BF8",
"sources": [],
"instruction_count": 7,
"end": 7181,
"calls": [
7182
],
"unresolved_calls": 0
},
{
"start": 7182,
"label": "loc_1C0E",
"sources": [],
"instruction_count": 11,
"end": 7204,
"calls": [],
"unresolved_calls": 1
},
{
"start": 8487,
"label": "loc_2127",
"sources": [],
"instruction_count": 8,
"end": 8515,
"calls": [
18682
],
"unresolved_calls": 0
},
{
"start": 9808,
"label": "loc_2650",
"sources": [],
"instruction_count": 42,
"end": 9919,
"calls": [
15956
],
"unresolved_calls": 0
},
{
"start": 10246,
"label": "loc_2806",
"sources": [],
"instruction_count": 54,
"end": 11434,
"calls": [
25094
],
"unresolved_calls": 0
},
{
"start": 14640,
"label": "loc_3930",
"sources": [],
"instruction_count": 23,
"end": 14715,
"calls": [],
"unresolved_calls": 0
},
{
"start": 14730,
"label": "loc_398A",
"sources": [],
"instruction_count": 4,
"end": 14740,
"calls": [],
"unresolved_calls": 0
},
{
"start": 14741,
"label": "loc_3995",
"sources": [],
"instruction_count": 40,
"end": 14893,
"calls": [],
"unresolved_calls": 0
},
{
"start": 14894,
"label": "loc_3A2E",
"sources": [],
"instruction_count": 40,
"end": 15046,
"calls": [],
"unresolved_calls": 0
},
{
"start": 15047,
"label": "vec_irq4_3AC7",
"sources": [
"irq4"
],
"instruction_count": 103,
"end": 15407,
"calls": [],
"unresolved_calls": 0
},
{
"start": 15408,
"label": "vec_irq3_3C30",
"sources": [
"irq3"
],
"instruction_count": 103,
"end": 15768,
"calls": [],
"unresolved_calls": 0
},
{
"start": 15769,
"label": "vec_ad_adi_3D99",
"sources": [
"ad_adi"
],
"instruction_count": 65,
"end": 15955,
"calls": [],
"unresolved_calls": 0
},
{
"start": 15956,
"label": "loc_3E54",
"sources": [],
"instruction_count": 45,
"end": 16075,
"calls": [
16339
],
"unresolved_calls": 0
},
{
"start": 16076,
"label": "loc_3ECC",
"sources": [],
"instruction_count": 39,
"end": 16167,
"calls": [
16192,
16168
],
"unresolved_calls": 0
},
{
"start": 16168,
"label": "loc_3F28",
"sources": [],
"instruction_count": 10,
"end": 16191,
"calls": [
16192
],
"unresolved_calls": 0
},
{
"start": 16192,
"label": "loc_3F40",
"sources": [],
"instruction_count": 18,
"end": 16244,
"calls": [],
"unresolved_calls": 0
},
{
"start": 16339,
"label": "loc_3FD3",
"sources": [],
"instruction_count": 10,
"end": 16366,
"calls": [
47858
],
"unresolved_calls": 0
},
{
"start": 16367,
"label": "loc_3FEF",
"sources": [],
"instruction_count": 10,
"end": 16395,
"calls": [
16396
],
"unresolved_calls": 0
},
{
"start": 16396,
"label": "loc_400C",
"sources": [],
"instruction_count": 16,
"end": 16453,
"calls": [
16501,
16919
],
"unresolved_calls": 0
},
{
"start": 16454,
"label": "loc_4046",
"sources": [],
"instruction_count": 7,
"end": 16472,
"calls": [],
"unresolved_calls": 0
},
{
"start": 16501,
"label": "loc_4075",
"sources": [],
"instruction_count": 12,
"end": 16533,
"calls": [
16534
],
"unresolved_calls": 0
},
{
"start": 16534,
"label": "loc_4096",
"sources": [],
"instruction_count": 7,
"end": 16570,
"calls": [],
"unresolved_calls": 0
},
{
"start": 16571,
"label": "loc_40BB",
"sources": [],
"instruction_count": 101,
"end": 16918,
"calls": [
49120,
49150
],
"unresolved_calls": 0
},
{
"start": 16919,
"label": "loc_4217",
"sources": [],
"instruction_count": 51,
"end": 17163,
"calls": [
16076
],
"unresolved_calls": 0
},
{
"start": 17164,
"label": "loc_430C",
"sources": [],
"instruction_count": 6,
"end": 17187,
"calls": [],
"unresolved_calls": 0
},
{
"start": 17188,
"label": "loc_4324",
"sources": [],
"instruction_count": 14,
"end": 17227,
"calls": [
16076,
4302
],
"unresolved_calls": 0
},
{
"start": 17228,
"label": "loc_434C",
"sources": [],
"instruction_count": 17,
"end": 17298,
"calls": [],
"unresolved_calls": 0
},
{
"start": 17299,
"label": "vec_nmi_4393",
"sources": [
"nmi"
],
"instruction_count": 1,
"end": 17299,
"calls": [],
"unresolved_calls": 0
},
{
"start": 17300,
"label": "loc_4394",
"sources": [],
"instruction_count": 57,
"end": 17454,
"calls": [
6562,
17455,
6709,
6812,
6884,
6923,
18682
],
"unresolved_calls": 0
},
{
"start": 17455,
"label": "loc_442F",
"sources": [],
"instruction_count": 14,
"end": 17494,
"calls": [],
"unresolved_calls": 0
},
{
"start": 17495,
"label": "loc_4457",
"sources": [],
"instruction_count": 57,
"end": 17649,
"calls": [
6562,
17650,
6709,
6812,
6884,
6923,
18682
],
"unresolved_calls": 0
},
{
"start": 17650,
"label": "loc_44F2",
"sources": [],
"instruction_count": 14,
"end": 17689,
"calls": [],
"unresolved_calls": 0
},
{
"start": 17690,
"label": "loc_451A",
"sources": [],
"instruction_count": 57,
"end": 17844,
"calls": [
6562,
17845,
6709,
6812,
6884,
6923,
18682
],
"unresolved_calls": 0
},
{
"start": 17845,
"label": "loc_45B5",
"sources": [],
"instruction_count": 14,
"end": 17884,
"calls": [],
"unresolved_calls": 0
},
{
"start": 18671,
"label": "loc_48EF",
"sources": [],
"instruction_count": 4,
"end": 18681,
"calls": [
18682
],
"unresolved_calls": 0
},
{
"start": 18682,
"label": "loc_48FA",
"sources": [],
"instruction_count": 22,
"end": 18749,
"calls": [
15956
],
"unresolved_calls": 1
},
{
"start": 25094,
"label": "loc_6206",
"sources": [],
"instruction_count": 13,
"end": 25130,
"calls": [],
"unresolved_calls": 0
},
{
"start": 25131,
"label": "loc_622B",
"sources": [],
"instruction_count": 28,
"end": 25190,
"calls": [],
"unresolved_calls": 0
},
{
"start": 47654,
"label": "loc_BA26",
"sources": [],
"instruction_count": 25,
"end": 47747,
"calls": [],
"unresolved_calls": 0
},
{
"start": 47748,
"label": "vec_sci1_txi_BA84",
"sources": [
"sci1_txi"
],
"instruction_count": 33,
"end": 47857,
"calls": [],
"unresolved_calls": 0
},
{
"start": 47858,
"label": "loc_BAF2",
"sources": [],
"instruction_count": 33,
"end": 47958,
"calls": [
25094,
47654
],
"unresolved_calls": 0
},
{
"start": 47959,
"label": "vec_sci1_eri_BB57",
"sources": [
"sci1_eri"
],
"instruction_count": 4,
"end": 47974,
"calls": [],
"unresolved_calls": 0
},
{
"start": 47975,
"label": "vec_sci1_rxi_BB67",
"sources": [
"sci1_rxi"
],
"instruction_count": 22,
"end": 48042,
"calls": [],
"unresolved_calls": 0
},
{
"start": 48043,
"label": "loc_BBAB",
"sources": [],
"instruction_count": 218,
"end": 48751,
"calls": [
25131,
48752,
47654,
49120
],
"unresolved_calls": 0
},
{
"start": 48752,
"label": "loc_BE70",
"sources": [],
"instruction_count": 17,
"end": 48797,
"calls": [],
"unresolved_calls": 0
},
{
"start": 48798,
"label": "loc_BE9E",
"sources": [],
"instruction_count": 20,
"end": 48872,
"calls": [
47654
],
"unresolved_calls": 0
},
{
"start": 48874,
"label": "vec_frt1_ocia_BEEA",
"sources": [
"frt1_ocia"
],
"instruction_count": 18,
"end": 48930,
"calls": [],
"unresolved_calls": 0
},
{
"start": 48931,
"label": "vec_frt2_ocia_BF23",
"sources": [
"frt2_ocia"
],
"instruction_count": 50,
"end": 49091,
"calls": [
18671
],
"unresolved_calls": 0
},
{
"start": 49092,
"label": "vec_interval_timer_BFC4",
"sources": [
"interval_timer"
],
"instruction_count": 7,
"end": 49119,
"calls": [],
"unresolved_calls": 0
},
{
"start": 49120,
"label": "loc_BFE0",
"sources": [],
"instruction_count": 12,
"end": 49149,
"calls": [
49168,
49209
],
"unresolved_calls": 0
},
{
"start": 49150,
"label": "loc_BFFE",
"sources": [],
"instruction_count": 6,
"end": 49167,
"calls": [
49209
],
"unresolved_calls": 0
},
{
"start": 49168,
"label": "loc_C010",
"sources": [],
"instruction_count": 19,
"end": 49208,
"calls": [
49258,
49441,
49291,
49474
],
"unresolved_calls": 0
},
{
"start": 49209,
"label": "loc_C039",
"sources": [],
"instruction_count": 21,
"end": 49257,
"calls": [
49258,
49441,
49291,
49371,
49420,
49474
],
"unresolved_calls": 0
},
{
"start": 49258,
"label": "loc_C06A",
"sources": [],
"instruction_count": 14,
"end": 49290,
"calls": [],
"unresolved_calls": 0
},
{
"start": 49291,
"label": "loc_C08B",
"sources": [],
"instruction_count": 24,
"end": 49370,
"calls": [],
"unresolved_calls": 0
},
{
"start": 49371,
"label": "loc_C0DB",
"sources": [],
"instruction_count": 15,
"end": 49419,
"calls": [],
"unresolved_calls": 0
},
{
"start": 49420,
"label": "loc_C10C",
"sources": [],
"instruction_count": 6,
"end": 49440,
"calls": [],
"unresolved_calls": 0
},
{
"start": 49441,
"label": "loc_C121",
"sources": [],
"instruction_count": 9,
"end": 49473,
"calls": [],
"unresolved_calls": 0
},
{
"start": 49474,
"label": "loc_C142",
"sources": [],
"instruction_count": 9,
"end": 49506,
"calls": [],
"unresolved_calls": 0
}
],
"edges": [
{
"from": 4302,
"from_label": "loc_10CE",
"to": 16076,
"to_label": "loc_3ECC",
"call_site": 4308
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 5893,
"to_label": "loc_1705",
"call_site": 5668
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 5965,
"to_label": "loc_174D",
"call_site": 5677
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 6037,
"to_label": "loc_1795",
"call_site": 5686
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 6089,
"to_label": "loc_17C9",
"call_site": 5705
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 6139,
"to_label": "loc_17FB",
"call_site": 5714
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 6189,
"to_label": "loc_182D",
"call_site": 5723
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 6289,
"to_label": "loc_1891",
"call_site": 5732
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 6375,
"to_label": "loc_18E7",
"call_site": 5741
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 6474,
"to_label": "loc_194A",
"call_site": 5750
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 6521,
"to_label": "loc_1979",
"call_site": 5759
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 6957,
"to_label": "loc_1B2D",
"call_site": 5778
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 6980,
"to_label": "loc_1B44",
"call_site": 5787
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 7003,
"to_label": "loc_1B5B",
"call_site": 5796
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 7026,
"to_label": "loc_1B72",
"call_site": 5832
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 7049,
"to_label": "loc_1B89",
"call_site": 5841
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 7072,
"to_label": "loc_1BA0",
"call_site": 5805
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 7094,
"to_label": "loc_1BB6",
"call_site": 5814
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 7116,
"to_label": "loc_1BCC",
"call_site": 5823
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 7138,
"to_label": "loc_1BE2",
"call_site": 5868
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 7160,
"to_label": "loc_1BF8",
"call_site": 5877
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 9808,
"to_label": "loc_2650",
"call_site": 5600
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 15956,
"to_label": "loc_3E54",
"call_site": 5622
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 17300,
"to_label": "loc_4394",
"call_site": 5637
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 17495,
"to_label": "loc_4457",
"call_site": 5646
},
{
"from": 5600,
"from_label": "loc_15E0",
"to": 17690,
"to_label": "loc_451A",
"call_site": 5655
},
{
"from": 5893,
"from_label": "loc_1705",
"to": 6562,
"to_label": "loc_19A2",
"call_site": 5953
},
{
"from": 5893,
"from_label": "loc_1705",
"to": 18682,
"to_label": "loc_48FA",
"call_site": 5937
},
{
"from": 5965,
"from_label": "loc_174D",
"to": 6562,
"to_label": "loc_19A2",
"call_site": 6025
},
{
"from": 5965,
"from_label": "loc_174D",
"to": 18682,
"to_label": "loc_48FA",
"call_site": 6009
},
{
"from": 6037,
"from_label": "loc_1795",
"to": 6562,
"to_label": "loc_19A2",
"call_site": 6077
},
{
"from": 6037,
"from_label": "loc_1795",
"to": 8487,
"to_label": "loc_2127",
"call_site": 6050
},
{
"from": 6089,
"from_label": "loc_17C9",
"to": 6562,
"to_label": "loc_19A2",
"call_site": 6127
},
{
"from": 6139,
"from_label": "loc_17FB",
"to": 6562,
"to_label": "loc_19A2",
"call_site": 6177
},
{
"from": 6189,
"from_label": "loc_182D",
"to": 6562,
"to_label": "loc_19A2",
"call_site": 6233
},
{
"from": 6289,
"from_label": "loc_1891",
"to": 6562,
"to_label": "loc_19A2",
"call_site": 6319
},
{
"from": 6375,
"from_label": "loc_18E7",
"to": 6562,
"to_label": "loc_19A2",
"call_site": 6419
},
{
"from": 6474,
"from_label": "loc_194A",
"to": 6562,
"to_label": "loc_19A2",
"call_site": 6506
},
{
"from": 6521,
"from_label": "loc_1979",
"to": 6619,
"to_label": "loc_19DB",
"call_site": 6551
},
{
"from": 6619,
"from_label": "loc_19DB",
"to": 15956,
"to_label": "loc_3E54",
"call_site": 6673
},
{
"from": 6709,
"from_label": "loc_1A35",
"to": 6797,
"to_label": "loc_1A8D",
"call_site": 6723
},
{
"from": 6709,
"from_label": "loc_1A35",
"to": 15956,
"to_label": "loc_3E54",
"call_site": 6777
},
{
"from": 6812,
"from_label": "loc_1A9C",
"to": 18682,
"to_label": "loc_48FA",
"call_site": 6880
},
{
"from": 6884,
"from_label": "loc_1AE4",
"to": 18682,
"to_label": "loc_48FA",
"call_site": 6919
},
{
"from": 6923,
"from_label": "loc_1B0B",
"to": 18682,
"to_label": "loc_48FA",
"call_site": 6953
},
{
"from": 6957,
"from_label": "loc_1B2D",
"to": 7182,
"to_label": "loc_1C0E",
"call_site": 6968
},
{
"from": 6980,
"from_label": "loc_1B44",
"to": 7182,
"to_label": "loc_1C0E",
"call_site": 6991
},
{
"from": 7003,
"from_label": "loc_1B5B",
"to": 7182,
"to_label": "loc_1C0E",
"call_site": 7014
},
{
"from": 7026,
"from_label": "loc_1B72",
"to": 7182,
"to_label": "loc_1C0E",
"call_site": 7037
},
{
"from": 7049,
"from_label": "loc_1B89",
"to": 7182,
"to_label": "loc_1C0E",
"call_site": 7060
},
{
"from": 7072,
"from_label": "loc_1BA0",
"to": 7182,
"to_label": "loc_1C0E",
"call_site": 7083
},
{
"from": 7094,
"from_label": "loc_1BB6",
"to": 7182,
"to_label": "loc_1C0E",
"call_site": 7105
},
{
"from": 7116,
"from_label": "loc_1BCC",
"to": 7182,
"to_label": "loc_1C0E",
"call_site": 7127
},
{
"from": 7138,
"from_label": "loc_1BE2",
"to": 7182,
"to_label": "loc_1C0E",
"call_site": 7149
},
{
"from": 7160,
"from_label": "loc_1BF8",
"to": 7182,
"to_label": "loc_1C0E",
"call_site": 7171
},
{
"from": 8487,
"from_label": "loc_2127",
"to": 18682,
"to_label": "loc_48FA",
"call_site": 8512
},
{
"from": 9808,
"from_label": "loc_2650",
"to": 15956,
"to_label": "loc_3E54",
"call_site": 9896
},
{
"from": 10246,
"from_label": "loc_2806",
"to": 25094,
"to_label": "loc_6206",
"call_site": 10284
},
{
"from": 15956,
"from_label": "loc_3E54",
"to": 16339,
"to_label": "loc_3FD3",
"call_site": 16019
},
{
"from": 16076,
"from_label": "loc_3ECC",
"to": 16168,
"to_label": "loc_3F28",
"call_site": 16142
},
{
"from": 16076,
"from_label": "loc_3ECC",
"to": 16192,
"to_label": "loc_3F40",
"call_site": 16084
},
{
"from": 16168,
"from_label": "loc_3F28",
"to": 16192,
"to_label": "loc_3F40",
"call_site": 16182
},
{
"from": 16339,
"from_label": "loc_3FD3",
"to": 47858,
"to_label": "loc_BAF2",
"call_site": 16363
},
{
"from": 16367,
"from_label": "loc_3FEF",
"to": 16396,
"to_label": "loc_400C",
"call_site": 16387
},
{
"from": 16396,
"from_label": "loc_400C",
"to": 16501,
"to_label": "loc_4075",
"call_site": 16448
},
{
"from": 16396,
"from_label": "loc_400C",
"to": 16919,
"to_label": "loc_4217",
"call_site": 16450
},
{
"from": 16501,
"from_label": "loc_4075",
"to": 16534,
"to_label": "loc_4096",
"call_site": 16531
},
{
"from": 16571,
"from_label": "loc_40BB",
"to": 49120,
"to_label": "loc_BFE0",
"call_site": 16660
},
{
"from": 16571,
"from_label": "loc_40BB",
"to": 49150,
"to_label": "loc_BFFE",
"call_site": 16867
},
{
"from": 16919,
"from_label": "loc_4217",
"to": 16076,
"to_label": "loc_3ECC",
"call_site": 17094
},
{
"from": 17188,
"from_label": "loc_4324",
"to": 4302,
"to_label": "loc_10CE",
"call_site": 17224
},
{
"from": 17188,
"from_label": "loc_4324",
"to": 16076,
"to_label": "loc_3ECC",
"call_site": 17194
},
{
"from": 17300,
"from_label": "loc_4394",
"to": 6562,
"to_label": "loc_19A2",
"call_site": 17354
},
{
"from": 17300,
"from_label": "loc_4394",
"to": 6709,
"to_label": "loc_1A35",
"call_site": 17366
},
{
"from": 17300,
"from_label": "loc_4394",
"to": 6812,
"to_label": "loc_1A9C",
"call_site": 17378
},
{
"from": 17300,
"from_label": "loc_4394",
"to": 6884,
"to_label": "loc_1AE4",
"call_site": 17390
},
{
"from": 17300,
"from_label": "loc_4394",
"to": 6923,
"to_label": "loc_1B0B",
"call_site": 17402
},
{
"from": 17300,
"from_label": "loc_4394",
"to": 17455,
"to_label": "loc_442F",
"call_site": 17359
},
{
"from": 17300,
"from_label": "loc_4394",
"to": 18682,
"to_label": "loc_48FA",
"call_site": 17416
},
{
"from": 17495,
"from_label": "loc_4457",
"to": 6562,
"to_label": "loc_19A2",
"call_site": 17549
},
{
"from": 17495,
"from_label": "loc_4457",
"to": 6709,
"to_label": "loc_1A35",
"call_site": 17561
},
{
"from": 17495,
"from_label": "loc_4457",
"to": 6812,
"to_label": "loc_1A9C",
"call_site": 17573
},
{
"from": 17495,
"from_label": "loc_4457",
"to": 6884,
"to_label": "loc_1AE4",
"call_site": 17585
},
{
"from": 17495,
"from_label": "loc_4457",
"to": 6923,
"to_label": "loc_1B0B",
"call_site": 17597
},
{
"from": 17495,
"from_label": "loc_4457",
"to": 17650,
"to_label": "loc_44F2",
"call_site": 17554
},
{
"from": 17495,
"from_label": "loc_4457",
"to": 18682,
"to_label": "loc_48FA",
"call_site": 17611
},
{
"from": 17690,
"from_label": "loc_451A",
"to": 6562,
"to_label": "loc_19A2",
"call_site": 17744
},
{
"from": 17690,
"from_label": "loc_451A",
"to": 6709,
"to_label": "loc_1A35",
"call_site": 17756
},
{
"from": 17690,
"from_label": "loc_451A",
"to": 6812,
"to_label": "loc_1A9C",
"call_site": 17768
},
{
"from": 17690,
"from_label": "loc_451A",
"to": 6884,
"to_label": "loc_1AE4",
"call_site": 17780
},
{
"from": 17690,
"from_label": "loc_451A",
"to": 6923,
"to_label": "loc_1B0B",
"call_site": 17792
},
{
"from": 17690,
"from_label": "loc_451A",
"to": 17845,
"to_label": "loc_45B5",
"call_site": 17749
},
{
"from": 17690,
"from_label": "loc_451A",
"to": 18682,
"to_label": "loc_48FA",
"call_site": 17806
},
{
"from": 18671,
"from_label": "loc_48EF",
"to": 18682,
"to_label": "loc_48FA",
"call_site": 18679
},
{
"from": 18682,
"from_label": "loc_48FA",
"to": 15956,
"to_label": "loc_3E54",
"call_site": 18726
},
{
"from": 47858,
"from_label": "loc_BAF2",
"to": 25094,
"to_label": "loc_6206",
"call_site": 47886
},
{
"from": 47858,
"from_label": "loc_BAF2",
"to": 47654,
"to_label": "loc_BA26",
"call_site": 47939
},
{
"from": 48043,
"from_label": "loc_BBAB",
"to": 25131,
"to_label": "loc_622B",
"call_site": 48129
},
{
"from": 48043,
"from_label": "loc_BBAB",
"to": 47654,
"to_label": "loc_BA26",
"call_site": 48378
},
{
"from": 48043,
"from_label": "loc_BBAB",
"to": 48752,
"to_label": "loc_BE70",
"call_site": 48262
},
{
"from": 48043,
"from_label": "loc_BBAB",
"to": 49120,
"to_label": "loc_BFE0",
"call_site": 48479
},
{
"from": 48798,
"from_label": "loc_BE9E",
"to": 47654,
"to_label": "loc_BA26",
"call_site": 48853
},
{
"from": 48931,
"from_label": "vec_frt2_ocia_BF23",
"to": 18671,
"to_label": "loc_48EF",
"call_site": 49000
},
{
"from": 49120,
"from_label": "loc_BFE0",
"to": 49168,
"to_label": "loc_C010",
"call_site": 49127
},
{
"from": 49120,
"from_label": "loc_BFE0",
"to": 49209,
"to_label": "loc_C039",
"call_site": 49129
},
{
"from": 49150,
"from_label": "loc_BFFE",
"to": 49209,
"to_label": "loc_C039",
"call_site": 49155
},
{
"from": 49168,
"from_label": "loc_C010",
"to": 49258,
"to_label": "loc_C06A",
"call_site": 49168
},
{
"from": 49168,
"from_label": "loc_C010",
"to": 49291,
"to_label": "loc_C08B",
"call_site": 49181
},
{
"from": 49168,
"from_label": "loc_C010",
"to": 49441,
"to_label": "loc_C121",
"call_site": 49176
},
{
"from": 49168,
"from_label": "loc_C010",
"to": 49474,
"to_label": "loc_C142",
"call_site": 49205
},
{
"from": 49209,
"from_label": "loc_C039",
"to": 49258,
"to_label": "loc_C06A",
"call_site": 49209
},
{
"from": 49209,
"from_label": "loc_C039",
"to": 49291,
"to_label": "loc_C08B",
"call_site": 49222
},
{
"from": 49209,
"from_label": "loc_C039",
"to": 49371,
"to_label": "loc_C0DB",
"call_site": 49243
},
{
"from": 49209,
"from_label": "loc_C039",
"to": 49420,
"to_label": "loc_C10C",
"call_site": 49248
},
{
"from": 49209,
"from_label": "loc_C039",
"to": 49441,
"to_label": "loc_C121",
"call_site": 49217
},
{
"from": 49209,
"from_label": "loc_C039",
"to": 49474,
"to_label": "loc_C142",
"call_site": 49254
}
]
},
"instructions": [
{
"address": 4096,
"address_region": "program_or_external",
"bytes": "5FFE80",
"text": "MOV:I.W #H'FE80, R7",
"mnemonic": "MOV:I.W",
"operands": "#H'FE80, R7",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4099,
"address_region": "program_or_external",
"bytes": "0C070088",
"text": "LDC.W #H'0700, SR",
"mnemonic": "LDC.W",
"operands": "#H'0700, SR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4103,
"address_region": "program_or_external",
"bytes": "15FE8006FF",
"text": "MOV:G.B #H'FF, @P1DDR",
"mnemonic": "MOV:G.B",
"operands": "#H'FF, @P1DDR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65152,
"name": "P1DDR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "P1DDR = H'FF",
"valid": true
},
{
"address": 4108,
"address_region": "program_or_external",
"bytes": "15FE820600",
"text": "MOV:G.B #H'00, @P1DR",
"mnemonic": "MOV:G.B",
"operands": "#H'00, @P1DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65154,
"name": "P1DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "P1DR = H'00",
"valid": true
},
{
"address": 4113,
"address_region": "program_or_external",
"bytes": "15FE8906F9",
"text": "MOV:G.B #H'F9, @P6DDR",
"mnemonic": "MOV:G.B",
"operands": "#H'F9, @P6DDR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65161,
"name": "P6DDR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "P6DDR = H'F9",
"valid": true
},
{
"address": 4118,
"address_region": "program_or_external",
"bytes": "15FE8B06F1",
"text": "MOV:G.B #H'F1, @P6DR",
"mnemonic": "MOV:G.B",
"operands": "#H'F1, @P6DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65163,
"name": "P6DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "P6DR = H'F1",
"valid": true
},
{
"address": 4123,
"address_region": "program_or_external",
"bytes": "15FE8C0600",
"text": "MOV:G.B #H'00, @P7DDR",
"mnemonic": "MOV:G.B",
"operands": "#H'00, @P7DDR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65164,
"name": "P7DDR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "P7DDR = H'00",
"valid": true
},
{
"address": 4128,
"address_region": "program_or_external",
"bytes": "15FE8E0600",
"text": "MOV:G.B #H'00, @P7DR",
"mnemonic": "MOV:G.B",
"operands": "#H'00, @P7DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65166,
"name": "P7DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "P7DR = H'00",
"valid": true
},
{
"address": 4133,
"address_region": "program_or_external",
"bytes": "15FEFE0693",
"text": "MOV:G.B #H'93, @P9DDR",
"mnemonic": "MOV:G.B",
"operands": "#H'93, @P9DDR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65278,
"name": "P9DDR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "P9DDR = H'93",
"valid": true
},
{
"address": 4138,
"address_region": "program_or_external",
"bytes": "15FEFF0600",
"text": "MOV:G.B #H'00, @P9DR",
"mnemonic": "MOV:G.B",
"operands": "#H'00, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "P9DR = H'00",
"valid": true
},
{
"address": 4143,
"address_region": "program_or_external",
"bytes": "15FEFC0687",
"text": "MOV:G.B #H'87, @SYSCR1",
"mnemonic": "MOV:G.B",
"operands": "#H'87, @SYSCR1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65276,
"name": "SYSCR1",
"region": "register_field",
"kind": "registers"
}
],
"comment": "SYSCR1 = H'87 (IRQ1E=0 IRQ0E=0 NMIEG=0 BRLE=0; P12/P13 are I/O, IRQ0 disabled, IRQ1 disabled)",
"valid": true
},
{
"address": 4148,
"address_region": "program_or_external",
"bytes": "15FEFD0684",
"text": "MOV:G.B #H'84, @SYSCR2",
"mnemonic": "MOV:G.B",
"operands": "#H'84, @SYSCR2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65277,
"name": "SYSCR2",
"region": "register_field",
"kind": "registers"
}
],
"comment": "SYSCR2 = H'84 (IRQ5E=0 IRQ4E=0 IRQ3E=0 IRQ2E=0 P6PWME=1 P9PWME=0 P9SCI2E=0; enabled P6 PWM)",
"valid": true
},
{
"address": 4153,
"address_region": "program_or_external",
"bytes": "15FE900602",
"text": "MOV:G.B #H'02, @FRT1_TCR",
"mnemonic": "MOV:G.B",
"operands": "#H'02, @FRT1_TCR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65168,
"name": "FRT1_TCR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "FRT1_TCR = H'02 (ICIE=0 OCIEB=0 OCIEA=0 OVIE=0 OEB=0 OEA=0 CKS1=1 CKS0=0)",
"valid": true
},
{
"address": 4158,
"address_region": "program_or_external",
"bytes": "15FE910601",
"text": "MOV:G.B #H'01, @FRT1_TCSR",
"mnemonic": "MOV:G.B",
"operands": "#H'01, @FRT1_TCSR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65169,
"name": "FRT1_TCSR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "FRT1_TCSR = H'01 (ICF=0 OCFB=0 OCFA=0 OVF=0 OLVLB=0 OLVLA=0 IEDG=0 CCLRA=1)",
"valid": true
},
{
"address": 4163,
"address_region": "program_or_external",
"bytes": "1DFE920600",
"text": "MOV:G.W #H'00, @FRT1_FRC_H",
"mnemonic": "MOV:G.W",
"operands": "#H'00, @FRT1_FRC_H",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65170,
"name": "FRT1_FRC_H",
"region": "register_field",
"kind": "registers"
}
],
"comment": "FRT1_FRC_H = H'00",
"valid": true
},
{
"address": 4168,
"address_region": "program_or_external",
"bytes": "1DFE9407009C",
"text": "MOV:G.W #H'009C, @FRT1_OCRA_L",
"mnemonic": "MOV:G.W",
"operands": "#H'009C, @FRT1_OCRA_L",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 11,
"base_cycles": 9,
"alignment_adjustment": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65172,
"name": "FRT1_OCRA_L",
"region": "register_field",
"kind": "registers"
}
],
"comment": "FRT1_OCRA_L = H'9C",
"valid": true
},
{
"address": 4174,
"address_region": "program_or_external",
"bytes": "15FEA00602",
"text": "MOV:G.B #H'02, @FRT2_TCR",
"mnemonic": "MOV:G.B",
"operands": "#H'02, @FRT2_TCR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65184,
"name": "FRT2_TCR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "FRT2_TCR = H'02 (ICIE=0 OCIEB=0 OCIEA=0 OVIE=0 OEB=0 OEA=0 CKS1=1 CKS0=0)",
"valid": true
},
{
"address": 4179,
"address_region": "program_or_external",
"bytes": "15FEA10601",
"text": "MOV:G.B #H'01, @FRT2_TCSR",
"mnemonic": "MOV:G.B",
"operands": "#H'01, @FRT2_TCSR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65185,
"name": "FRT2_TCSR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "FRT2_TCSR = H'01 (ICF=0 OCFB=0 OCFA=0 OVF=0 OLVLB=0 OLVLA=0 IEDG=0 CCLRA=1)",
"valid": true
},
{
"address": 4184,
"address_region": "program_or_external",
"bytes": "1DFEA20600",
"text": "MOV:G.W #H'00, @FRT2_FRC_H",
"mnemonic": "MOV:G.W",
"operands": "#H'00, @FRT2_FRC_H",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 11,
"base_cycles": 9,
"alignment_adjustment": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65186,
"name": "FRT2_FRC_H",
"region": "register_field",
"kind": "registers"
}
],
"comment": "FRT2_FRC_H = H'00",
"valid": true
},
{
"address": 4189,
"address_region": "program_or_external",
"bytes": "1DFEA4077A12",
"text": "MOV:G.W #H'7A12, @FRT2_OCRA_H",
"mnemonic": "MOV:G.W",
"operands": "#H'7A12, @FRT2_OCRA_H",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65188,
"name": "FRT2_OCRA_H",
"region": "register_field",
"kind": "registers"
}
],
"comment": "FRT2_OCRA_H = H'7A12",
"valid": true
},
{
"address": 4195,
"address_region": "program_or_external",
"bytes": "15FEB00600",
"text": "MOV:G.B #H'00, @FRT3_TCR",
"mnemonic": "MOV:G.B",
"operands": "#H'00, @FRT3_TCR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65200,
"name": "FRT3_TCR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "FRT3_TCR = H'00 (ICIE=0 OCIEB=0 OCIEA=0 OVIE=0 OEB=0 OEA=0 CKS1=0 CKS0=0)",
"valid": true
},
{
"address": 4200,
"address_region": "program_or_external",
"bytes": "15FEB10600",
"text": "MOV:G.B #H'00, @FRT3_TCSR",
"mnemonic": "MOV:G.B",
"operands": "#H'00, @FRT3_TCSR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65201,
"name": "FRT3_TCSR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "FRT3_TCSR = H'00 (ICF=0 OCFB=0 OCFA=0 OVF=0 OLVLB=0 OLVLA=0 IEDG=0 CCLRA=0)",
"valid": true
},
{
"address": 4205,
"address_region": "program_or_external",
"bytes": "15FED00600",
"text": "MOV:G.B #H'00, @TMR_TCR",
"mnemonic": "MOV:G.B",
"operands": "#H'00, @TMR_TCR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65232,
"name": "TMR_TCR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "TMR_TCR = H'00 (CMIEB=0 CMIEA=0 OVIE=0 CCLR1=0 CCLR0=0 CKS2=0 CKS1=0 CKS0=0)",
"valid": true
},
{
"address": 4210,
"address_region": "program_or_external",
"bytes": "15FED10610",
"text": "MOV:G.B #H'10, @TMR_TCSR",
"mnemonic": "MOV:G.B",
"operands": "#H'10, @TMR_TCSR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65233,
"name": "TMR_TCSR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "TMR_TCSR = H'10 (CMFB=0 CMFA=0 OVF=0 OS3=0 OS2=0 OS1=0 OS0=0)",
"valid": true
},
{
"address": 4215,
"address_region": "program_or_external",
"bytes": "15FEC00638",
"text": "MOV:G.B #H'38, @PWM1_TCR",
"mnemonic": "MOV:G.B",
"operands": "#H'38, @PWM1_TCR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65216,
"name": "PWM1_TCR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "PWM1_TCR = H'38 (OE=0 OS=0 CKS2=0 CKS1=0 CKS0=0)",
"valid": true
},
{
"address": 4220,
"address_region": "program_or_external",
"bytes": "15FEC106FF",
"text": "MOV:G.B #H'FF, @PWM1_DTR",
"mnemonic": "MOV:G.B",
"operands": "#H'FF, @PWM1_DTR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65217,
"name": "PWM1_DTR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "PWM1_DTR = H'FF",
"valid": true
},
{
"address": 4225,
"address_region": "program_or_external",
"bytes": "15FEC40638",
"text": "MOV:G.B #H'38, @PWM2_TCR",
"mnemonic": "MOV:G.B",
"operands": "#H'38, @PWM2_TCR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65220,
"name": "PWM2_TCR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "PWM2_TCR = H'38 (OE=0 OS=0 CKS2=0 CKS1=0 CKS0=0)",
"valid": true
},
{
"address": 4230,
"address_region": "program_or_external",
"bytes": "15FEC506FF",
"text": "MOV:G.B #H'FF, @PWM2_DTR",
"mnemonic": "MOV:G.B",
"operands": "#H'FF, @PWM2_DTR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65221,
"name": "PWM2_DTR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "PWM2_DTR = H'FF",
"valid": true
},
{
"address": 4235,
"address_region": "program_or_external",
"bytes": "15FEC8063B",
"text": "MOV:G.B #H'3B, @PWM3_TCR",
"mnemonic": "MOV:G.B",
"operands": "#H'3B, @PWM3_TCR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65224,
"name": "PWM3_TCR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "PWM3_TCR = H'3B (OE=0 OS=0 CKS2=0 CKS1=1 CKS0=1)",
"valid": true
},
{
"address": 4240,
"address_region": "program_or_external",
"bytes": "15FEC9067D",
"text": "MOV:G.B #H'7D, @PWM3_DTR",
"mnemonic": "MOV:G.B",
"operands": "#H'7D, @PWM3_DTR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65225,
"name": "PWM3_DTR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "PWM3_DTR = H'7D",
"valid": true
},
{
"address": 4245,
"address_region": "program_or_external",
"bytes": "15FED80624",
"text": "MOV:G.B #H'24, @SCI1_SMR",
"mnemonic": "MOV:G.B",
"operands": "#H'24, @SCI1_SMR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65240,
"name": "SCI1_SMR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "SCI1_SMR = H'24 (C/A=0 CHR=0 PE=1 O/E=0 STOP=0 CKS1=0 CKS0=0; SCI async, 8-bit, even parity, 1 stop, clock phi)",
"valid": true
},
{
"address": 4250,
"address_region": "program_or_external",
"bytes": "15FEDA063C",
"text": "MOV:G.B #H'3C, @SCI1_SCR",
"mnemonic": "MOV:G.B",
"operands": "#H'3C, @SCI1_SCR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65242,
"name": "SCI1_SCR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "SCI1_SCR = H'3C (TIE=0 RIE=0 TE=1 RE=1 CKE1=0 CKE0=0; SCI enables TX,RX, internal clock)",
"valid": true
},
{
"address": 4255,
"address_region": "program_or_external",
"bytes": "15FED90607",
"text": "MOV:G.B #H'07, @SCI1_BRR",
"mnemonic": "MOV:G.B",
"operands": "#H'07, @SCI1_BRR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65241,
"name": "SCI1_BRR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "SCI1_BRR = H'07",
"valid": true
},
{
"address": 4260,
"address_region": "program_or_external",
"bytes": "15FEF00624",
"text": "MOV:G.B #H'24, @SCI2_SMR",
"mnemonic": "MOV:G.B",
"operands": "#H'24, @SCI2_SMR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65264,
"name": "SCI2_SMR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "SCI2_SMR = H'24 (C/A=0 CHR=0 PE=1 O/E=0 STOP=0 CKS1=0 CKS0=0; SCI async, 8-bit, even parity, 1 stop, clock phi)",
"valid": true
},
{
"address": 4265,
"address_region": "program_or_external",
"bytes": "15FEF2060C",
"text": "MOV:G.B #H'0C, @SCI2_SCR",
"mnemonic": "MOV:G.B",
"operands": "#H'0C, @SCI2_SCR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65266,
"name": "SCI2_SCR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "SCI2_SCR = H'0C (TIE=0 RIE=0 TE=0 RE=0 CKE1=0 CKE0=0; SCI enables none, internal clock)",
"valid": true
},
{
"address": 4270,
"address_region": "program_or_external",
"bytes": "15FEF10607",
"text": "MOV:G.B #H'07, @SCI2_BRR",
"mnemonic": "MOV:G.B",
"operands": "#H'07, @SCI2_BRR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65265,
"name": "SCI2_BRR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "SCI2_BRR = H'07",
"valid": true
},
{
"address": 4275,
"address_region": "program_or_external",
"bytes": "15FEE80619",
"text": "MOV:G.B #H'19, @ADCSR",
"mnemonic": "MOV:G.B",
"operands": "#H'19, @ADCSR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65256,
"name": "ADCSR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "ADCSR = H'19 (ADF=0 ADIE=0 ADST=0 SCAN=1 CKS=1 CH2=0 CH1=0 CH0=1; A/D halt, scan AN0-AN1, 138-state max, ADI disabled)",
"valid": true
},
{
"address": 4280,
"address_region": "program_or_external",
"bytes": "15FEE9067F",
"text": "MOV:G.B #H'7F, @H'FEE9",
"mnemonic": "MOV:G.B",
"operands": "#H'7F, @H'FEE9",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65257,
"name": null,
"region": "register_field",
"kind": "registers"
}
],
"comment": "",
"valid": true
},
{
"address": 4285,
"address_region": "program_or_external",
"bytes": "15FF1006F0",
"text": "MOV:G.B #H'F0, @WCR",
"mnemonic": "MOV:G.B",
"operands": "#H'F0, @WCR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65296,
"name": "WCR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "WCR = H'F0 (WMS1=0 WMS0=0 WC1=0 WC0=0; programmable wait, 0 waits)",
"valid": true
},
{
"address": 4290,
"address_region": "program_or_external",
"bytes": "15FF1106FF",
"text": "MOV:G.B #H'FF, @RAMCR",
"mnemonic": "MOV:G.B",
"operands": "#H'FF, @RAMCR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65297,
"name": "RAMCR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "RAMCR = H'FF (RAME=1; on-chip RAM enabled)",
"valid": true
},
{
"address": 4295,
"address_region": "program_or_external",
"bytes": "15FE82D7",
"text": "BCLR.B #7, @P1DR",
"mnemonic": "BCLR.B",
"operands": "#7, @P1DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65154,
"name": "P1DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear bit 7 of P1DR",
"valid": true
},
{
"address": 4299,
"address_region": "program_or_external",
"bytes": "302EA8",
"text": "BRA loc_3F76",
"mnemonic": "BRA",
"operands": "loc_3F76",
"kind": "jump",
"targets": [
16246
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4302,
"address_region": "program_or_external",
"bytes": "5C0040",
"text": "MOV:I.W #H'0040, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0040, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4305,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4308,
"address_region": "program_or_external",
"bytes": "1E2DF5",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4311,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4314,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4317,
"address_region": "program_or_external",
"bytes": "1E2DEC",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4320,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4323,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4326,
"address_region": "program_or_external",
"bytes": "1E2DE3",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4329,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4332,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4335,
"address_region": "program_or_external",
"bytes": "1E2DDA",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4338,
"address_region": "program_or_external",
"bytes": "5C0207",
"text": "MOV:I.W #H'0207, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0207, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4341,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4344,
"address_region": "program_or_external",
"bytes": "1E2DD1",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4347,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4350,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4353,
"address_region": "program_or_external",
"bytes": "1E2DC8",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4356,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4359,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4362,
"address_region": "program_or_external",
"bytes": "1E2DBF",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4365,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4368,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4371,
"address_region": "program_or_external",
"bytes": "1E2DB6",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4374,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4377,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4380,
"address_region": "program_or_external",
"bytes": "1E2DAD",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4383,
"address_region": "program_or_external",
"bytes": "5C0048",
"text": "MOV:I.W #H'0048, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0048, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4386,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4389,
"address_region": "program_or_external",
"bytes": "1E2DA4",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4392,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4395,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4398,
"address_region": "program_or_external",
"bytes": "1E2D9B",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4401,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4404,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4407,
"address_region": "program_or_external",
"bytes": "1E2D92",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4410,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4413,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4416,
"address_region": "program_or_external",
"bytes": "1E2D89",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4419,
"address_region": "program_or_external",
"bytes": "5C021B",
"text": "MOV:I.W #H'021B, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'021B, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4422,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4425,
"address_region": "program_or_external",
"bytes": "1E2D80",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4428,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4431,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4434,
"address_region": "program_or_external",
"bytes": "1E2D77",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4437,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4440,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4443,
"address_region": "program_or_external",
"bytes": "1E2D6E",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4446,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4449,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4452,
"address_region": "program_or_external",
"bytes": "1E2D65",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4455,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4458,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4461,
"address_region": "program_or_external",
"bytes": "1E2D5C",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4464,
"address_region": "program_or_external",
"bytes": "5C0050",
"text": "MOV:I.W #H'0050, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0050, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4467,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4470,
"address_region": "program_or_external",
"bytes": "1E2D53",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4473,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4476,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4479,
"address_region": "program_or_external",
"bytes": "1E2D4A",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4482,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4485,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4488,
"address_region": "program_or_external",
"bytes": "1E2D41",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4491,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4494,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4497,
"address_region": "program_or_external",
"bytes": "1E2D38",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4500,
"address_region": "program_or_external",
"bytes": "5C021C",
"text": "MOV:I.W #H'021C, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'021C, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4503,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4506,
"address_region": "program_or_external",
"bytes": "1E2D2F",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4509,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4512,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4515,
"address_region": "program_or_external",
"bytes": "1E2D26",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4518,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4521,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4524,
"address_region": "program_or_external",
"bytes": "1E2D1D",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4527,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4530,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4533,
"address_region": "program_or_external",
"bytes": "1E2D14",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4536,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4539,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4542,
"address_region": "program_or_external",
"bytes": "1E2D0B",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4545,
"address_region": "program_or_external",
"bytes": "5C0058",
"text": "MOV:I.W #H'0058, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0058, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4548,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4551,
"address_region": "program_or_external",
"bytes": "1E2D02",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4554,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4557,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4560,
"address_region": "program_or_external",
"bytes": "1E2CF9",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4563,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4566,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4569,
"address_region": "program_or_external",
"bytes": "1E2CF0",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4572,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4575,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4578,
"address_region": "program_or_external",
"bytes": "1E2CE7",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4581,
"address_region": "program_or_external",
"bytes": "5C0207",
"text": "MOV:I.W #H'0207, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0207, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4584,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4587,
"address_region": "program_or_external",
"bytes": "1E2CDE",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4590,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4593,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4596,
"address_region": "program_or_external",
"bytes": "1E2CD5",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4599,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4602,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4605,
"address_region": "program_or_external",
"bytes": "1E2CCC",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4608,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4611,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4614,
"address_region": "program_or_external",
"bytes": "1E2CC3",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4617,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4620,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4623,
"address_region": "program_or_external",
"bytes": "1E2CBA",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4626,
"address_region": "program_or_external",
"bytes": "5C0060",
"text": "MOV:I.W #H'0060, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0060, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4629,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4632,
"address_region": "program_or_external",
"bytes": "1E2CB1",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4635,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4638,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4641,
"address_region": "program_or_external",
"bytes": "1E2CA8",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4644,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4647,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4650,
"address_region": "program_or_external",
"bytes": "1E2C9F",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4653,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4656,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4659,
"address_region": "program_or_external",
"bytes": "1E2C96",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4662,
"address_region": "program_or_external",
"bytes": "5C021B",
"text": "MOV:I.W #H'021B, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'021B, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4665,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4668,
"address_region": "program_or_external",
"bytes": "1E2C8D",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4671,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4674,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4677,
"address_region": "program_or_external",
"bytes": "1E2C84",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4680,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4683,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4686,
"address_region": "program_or_external",
"bytes": "1E2C7B",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4689,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4692,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4695,
"address_region": "program_or_external",
"bytes": "1E2C72",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4698,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4701,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4704,
"address_region": "program_or_external",
"bytes": "1E2C69",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4707,
"address_region": "program_or_external",
"bytes": "5C0068",
"text": "MOV:I.W #H'0068, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0068, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4710,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4713,
"address_region": "program_or_external",
"bytes": "1E2C60",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4716,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4719,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4722,
"address_region": "program_or_external",
"bytes": "1E2C57",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4725,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4728,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4731,
"address_region": "program_or_external",
"bytes": "1E2C4E",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4734,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4737,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4740,
"address_region": "program_or_external",
"bytes": "1E2C45",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4743,
"address_region": "program_or_external",
"bytes": "5C021C",
"text": "MOV:I.W #H'021C, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'021C, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4746,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4749,
"address_region": "program_or_external",
"bytes": "1E2C3C",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4752,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4755,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4758,
"address_region": "program_or_external",
"bytes": "1E2C33",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4761,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4764,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4767,
"address_region": "program_or_external",
"bytes": "1E2C2A",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4770,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4773,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4776,
"address_region": "program_or_external",
"bytes": "1E2C21",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4779,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4782,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4785,
"address_region": "program_or_external",
"bytes": "1E2C18",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4788,
"address_region": "program_or_external",
"bytes": "5C0070",
"text": "MOV:I.W #H'0070, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0070, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4791,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4794,
"address_region": "program_or_external",
"bytes": "1E2C0F",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4797,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4800,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4803,
"address_region": "program_or_external",
"bytes": "1E2C06",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4806,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4809,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4812,
"address_region": "program_or_external",
"bytes": "1E2BFD",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4815,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4818,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4821,
"address_region": "program_or_external",
"bytes": "1E2BF4",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4824,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4827,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4830,
"address_region": "program_or_external",
"bytes": "1E2BEB",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4833,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4836,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4839,
"address_region": "program_or_external",
"bytes": "1E2BE2",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4842,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4845,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4848,
"address_region": "program_or_external",
"bytes": "1E2BD9",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4851,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4854,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4857,
"address_region": "program_or_external",
"bytes": "1E2BD0",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4860,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4863,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4866,
"address_region": "program_or_external",
"bytes": "1E2BC7",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4869,
"address_region": "program_or_external",
"bytes": "5C0078",
"text": "MOV:I.W #H'0078, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0078, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4872,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4875,
"address_region": "program_or_external",
"bytes": "1E2BBE",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4878,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4881,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4884,
"address_region": "program_or_external",
"bytes": "1E2BB5",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4887,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4890,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4893,
"address_region": "program_or_external",
"bytes": "1E2BAC",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4896,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4899,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4902,
"address_region": "program_or_external",
"bytes": "1E2BA3",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4905,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4908,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4911,
"address_region": "program_or_external",
"bytes": "1E2B9A",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4914,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4917,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4920,
"address_region": "program_or_external",
"bytes": "1E2B91",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4923,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4926,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4929,
"address_region": "program_or_external",
"bytes": "1E2B88",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4932,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4935,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4938,
"address_region": "program_or_external",
"bytes": "1E2B7F",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4941,
"address_region": "program_or_external",
"bytes": "5C0204",
"text": "MOV:I.W #H'0204, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0204, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4944,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4947,
"address_region": "program_or_external",
"bytes": "1E2B76",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 4950,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5600,
"address_region": "program_or_external",
"bytes": "1E106D",
"text": "BSR loc_2650",
"mnemonic": "BSR",
"operands": "loc_2650",
"kind": "call",
"targets": [
9808
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5603,
"address_region": "program_or_external",
"bytes": "15F689D7",
"text": "BCLR.B #7, @H'F689",
"mnemonic": "BCLR.B",
"operands": "#7, @H'F689",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63113,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5607,
"address_region": "program_or_external",
"bytes": "2710",
"text": "BEQ loc_15F9",
"mnemonic": "BEQ",
"operands": "loc_15F9",
"kind": "branch",
"targets": [
5625
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5609,
"address_region": "program_or_external",
"bytes": "1DF68E81",
"text": "MOV:G.W @H'F68E, R1",
"mnemonic": "MOV:G.W",
"operands": "@H'F68E, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63118,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5613,
"address_region": "program_or_external",
"bytes": "1DE90291",
"text": "MOV:G.W R1, @H'E902",
"mnemonic": "MOV:G.W",
"operands": "R1, @H'E902",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 59650,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 5617,
"address_region": "program_or_external",
"bytes": "5280",
"text": "MOV:E.B #H'80, R2",
"mnemonic": "MOV:E.B",
"operands": "#H'80, R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5619,
"address_region": "program_or_external",
"bytes": "5B0081",
"text": "MOV:I.W #H'0081, R3",
"mnemonic": "MOV:I.W",
"operands": "#H'0081, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5622,
"address_region": "program_or_external",
"bytes": "1E285B",
"text": "BSR loc_3E54",
"mnemonic": "BSR",
"operands": "loc_3E54",
"kind": "call",
"targets": [
15956
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5625,
"address_region": "program_or_external",
"bytes": "15F6F016",
"text": "TST.B @H'F6F0",
"mnemonic": "TST.B",
"operands": "@H'F6F0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63216,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5629,
"address_region": "program_or_external",
"bytes": "273E",
"text": "BEQ loc_163D",
"mnemonic": "BEQ",
"operands": "loc_163D",
"kind": "branch",
"targets": [
5693
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5631,
"address_region": "program_or_external",
"bytes": "15F6F0D7",
"text": "BCLR.B #7, @H'F6F0",
"mnemonic": "BCLR.B",
"operands": "#7, @H'F6F0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63216,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5635,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_1608",
"mnemonic": "BEQ",
"operands": "loc_1608",
"kind": "branch",
"targets": [
5640
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5637,
"address_region": "program_or_external",
"bytes": "184394",
"text": "JSR @loc_4394",
"mnemonic": "JSR",
"operands": "@loc_4394",
"kind": "call",
"targets": [
17300
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5640,
"address_region": "program_or_external",
"bytes": "15F6F0D6",
"text": "BCLR.B #6, @H'F6F0",
"mnemonic": "BCLR.B",
"operands": "#6, @H'F6F0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63216,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5644,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_1611",
"mnemonic": "BEQ",
"operands": "loc_1611",
"kind": "branch",
"targets": [
5649
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5646,
"address_region": "program_or_external",
"bytes": "184457",
"text": "JSR @loc_4457",
"mnemonic": "JSR",
"operands": "@loc_4457",
"kind": "call",
"targets": [
17495
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5649,
"address_region": "program_or_external",
"bytes": "15F6F0D5",
"text": "BCLR.B #5, @H'F6F0",
"mnemonic": "BCLR.B",
"operands": "#5, @H'F6F0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63216,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5653,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_161A",
"mnemonic": "BEQ",
"operands": "loc_161A",
"kind": "branch",
"targets": [
5658
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5655,
"address_region": "program_or_external",
"bytes": "18451A",
"text": "JSR @loc_451A",
"mnemonic": "JSR",
"operands": "@loc_451A",
"kind": "call",
"targets": [
17690
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5658,
"address_region": "program_or_external",
"bytes": "15F6F0D4",
"text": "BCLR.B #4, @H'F6F0",
"mnemonic": "BCLR.B",
"operands": "#4, @H'F6F0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63216,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5662,
"address_region": "program_or_external",
"bytes": "15F6F0D3",
"text": "BCLR.B #3, @H'F6F0",
"mnemonic": "BCLR.B",
"operands": "#3, @H'F6F0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63216,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5666,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_1627",
"mnemonic": "BEQ",
"operands": "loc_1627",
"kind": "branch",
"targets": [
5671
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5668,
"address_region": "program_or_external",
"bytes": "181705",
"text": "JSR @loc_1705",
"mnemonic": "JSR",
"operands": "@loc_1705",
"kind": "call",
"targets": [
5893
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5671,
"address_region": "program_or_external",
"bytes": "15F6F0D2",
"text": "BCLR.B #2, @H'F6F0",
"mnemonic": "BCLR.B",
"operands": "#2, @H'F6F0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63216,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5675,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_1630",
"mnemonic": "BEQ",
"operands": "loc_1630",
"kind": "branch",
"targets": [
5680
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5677,
"address_region": "program_or_external",
"bytes": "18174D",
"text": "JSR @loc_174D",
"mnemonic": "JSR",
"operands": "@loc_174D",
"kind": "call",
"targets": [
5965
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5680,
"address_region": "program_or_external",
"bytes": "15F6F0D1",
"text": "BCLR.B #1, @H'F6F0",
"mnemonic": "BCLR.B",
"operands": "#1, @H'F6F0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63216,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5684,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_1639",
"mnemonic": "BEQ",
"operands": "loc_1639",
"kind": "branch",
"targets": [
5689
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5686,
"address_region": "program_or_external",
"bytes": "181795",
"text": "JSR @loc_1795",
"mnemonic": "JSR",
"operands": "@loc_1795",
"kind": "call",
"targets": [
6037
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5689,
"address_region": "program_or_external",
"bytes": "15F6F0D0",
"text": "BCLR.B #0, @H'F6F0",
"mnemonic": "BCLR.B",
"operands": "#0, @H'F6F0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63216,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5693,
"address_region": "program_or_external",
"bytes": "15F6F116",
"text": "TST.B @H'F6F1",
"mnemonic": "TST.B",
"operands": "@H'F6F1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63217,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5697,
"address_region": "program_or_external",
"bytes": "2743",
"text": "BEQ loc_1686",
"mnemonic": "BEQ",
"operands": "loc_1686",
"kind": "branch",
"targets": [
5766
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5699,
"address_region": "program_or_external",
"bytes": "15F6F1D7",
"text": "BCLR.B #7, @H'F6F1",
"mnemonic": "BCLR.B",
"operands": "#7, @H'F6F1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63217,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5703,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_164C",
"mnemonic": "BEQ",
"operands": "loc_164C",
"kind": "branch",
"targets": [
5708
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5705,
"address_region": "program_or_external",
"bytes": "1817C9",
"text": "JSR @loc_17C9",
"mnemonic": "JSR",
"operands": "@loc_17C9",
"kind": "call",
"targets": [
6089
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5708,
"address_region": "program_or_external",
"bytes": "15F6F1D6",
"text": "BCLR.B #6, @H'F6F1",
"mnemonic": "BCLR.B",
"operands": "#6, @H'F6F1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63217,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5712,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_1655",
"mnemonic": "BEQ",
"operands": "loc_1655",
"kind": "branch",
"targets": [
5717
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5714,
"address_region": "program_or_external",
"bytes": "1817FB",
"text": "JSR @loc_17FB",
"mnemonic": "JSR",
"operands": "@loc_17FB",
"kind": "call",
"targets": [
6139
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5717,
"address_region": "program_or_external",
"bytes": "15F6F1D5",
"text": "BCLR.B #5, @H'F6F1",
"mnemonic": "BCLR.B",
"operands": "#5, @H'F6F1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63217,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5721,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_165E",
"mnemonic": "BEQ",
"operands": "loc_165E",
"kind": "branch",
"targets": [
5726
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5723,
"address_region": "program_or_external",
"bytes": "18182D",
"text": "JSR @loc_182D",
"mnemonic": "JSR",
"operands": "@loc_182D",
"kind": "call",
"targets": [
6189
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5726,
"address_region": "program_or_external",
"bytes": "15F6F1D4",
"text": "BCLR.B #4, @H'F6F1",
"mnemonic": "BCLR.B",
"operands": "#4, @H'F6F1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63217,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5730,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_1667",
"mnemonic": "BEQ",
"operands": "loc_1667",
"kind": "branch",
"targets": [
5735
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5732,
"address_region": "program_or_external",
"bytes": "181891",
"text": "JSR @loc_1891",
"mnemonic": "JSR",
"operands": "@loc_1891",
"kind": "call",
"targets": [
6289
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5735,
"address_region": "program_or_external",
"bytes": "15F6F1D3",
"text": "BCLR.B #3, @H'F6F1",
"mnemonic": "BCLR.B",
"operands": "#3, @H'F6F1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63217,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5739,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_1670",
"mnemonic": "BEQ",
"operands": "loc_1670",
"kind": "branch",
"targets": [
5744
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5741,
"address_region": "program_or_external",
"bytes": "1818E7",
"text": "JSR @loc_18E7",
"mnemonic": "JSR",
"operands": "@loc_18E7",
"kind": "call",
"targets": [
6375
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5744,
"address_region": "program_or_external",
"bytes": "15F6F1D2",
"text": "BCLR.B #2, @H'F6F1",
"mnemonic": "BCLR.B",
"operands": "#2, @H'F6F1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63217,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5748,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_1679",
"mnemonic": "BEQ",
"operands": "loc_1679",
"kind": "branch",
"targets": [
5753
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5750,
"address_region": "program_or_external",
"bytes": "18194A",
"text": "JSR @loc_194A",
"mnemonic": "JSR",
"operands": "@loc_194A",
"kind": "call",
"targets": [
6474
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5753,
"address_region": "program_or_external",
"bytes": "15F6F1D1",
"text": "BCLR.B #1, @H'F6F1",
"mnemonic": "BCLR.B",
"operands": "#1, @H'F6F1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63217,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5757,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_1682",
"mnemonic": "BEQ",
"operands": "loc_1682",
"kind": "branch",
"targets": [
5762
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5759,
"address_region": "program_or_external",
"bytes": "181979",
"text": "JSR @loc_1979",
"mnemonic": "JSR",
"operands": "@loc_1979",
"kind": "call",
"targets": [
6521
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5762,
"address_region": "program_or_external",
"bytes": "15F6F1D0",
"text": "BCLR.B #0, @H'F6F1",
"mnemonic": "BCLR.B",
"operands": "#0, @H'F6F1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63217,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5766,
"address_region": "program_or_external",
"bytes": "15F6F216",
"text": "TST.B @H'F6F2",
"mnemonic": "TST.B",
"operands": "@H'F6F2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63218,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5770,
"address_region": "program_or_external",
"bytes": "2748",
"text": "BEQ loc_16D4",
"mnemonic": "BEQ",
"operands": "loc_16D4",
"kind": "branch",
"targets": [
5844
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5772,
"address_region": "program_or_external",
"bytes": "15F6F2D7",
"text": "BCLR.B #7, @H'F6F2",
"mnemonic": "BCLR.B",
"operands": "#7, @H'F6F2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63218,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5776,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_1695",
"mnemonic": "BEQ",
"operands": "loc_1695",
"kind": "branch",
"targets": [
5781
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5778,
"address_region": "program_or_external",
"bytes": "181B2D",
"text": "JSR @loc_1B2D",
"mnemonic": "JSR",
"operands": "@loc_1B2D",
"kind": "call",
"targets": [
6957
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5781,
"address_region": "program_or_external",
"bytes": "15F6F2D6",
"text": "BCLR.B #6, @H'F6F2",
"mnemonic": "BCLR.B",
"operands": "#6, @H'F6F2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63218,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5785,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_169E",
"mnemonic": "BEQ",
"operands": "loc_169E",
"kind": "branch",
"targets": [
5790
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5787,
"address_region": "program_or_external",
"bytes": "181B44",
"text": "JSR @loc_1B44",
"mnemonic": "JSR",
"operands": "@loc_1B44",
"kind": "call",
"targets": [
6980
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5790,
"address_region": "program_or_external",
"bytes": "15F6F2D5",
"text": "BCLR.B #5, @H'F6F2",
"mnemonic": "BCLR.B",
"operands": "#5, @H'F6F2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63218,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5794,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_16A7",
"mnemonic": "BEQ",
"operands": "loc_16A7",
"kind": "branch",
"targets": [
5799
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5796,
"address_region": "program_or_external",
"bytes": "181B5B",
"text": "JSR @loc_1B5B",
"mnemonic": "JSR",
"operands": "@loc_1B5B",
"kind": "call",
"targets": [
7003
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5799,
"address_region": "program_or_external",
"bytes": "15F6F2D4",
"text": "BCLR.B #4, @H'F6F2",
"mnemonic": "BCLR.B",
"operands": "#4, @H'F6F2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63218,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5803,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_16B0",
"mnemonic": "BEQ",
"operands": "loc_16B0",
"kind": "branch",
"targets": [
5808
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5805,
"address_region": "program_or_external",
"bytes": "181BA0",
"text": "JSR @loc_1BA0",
"mnemonic": "JSR",
"operands": "@loc_1BA0",
"kind": "call",
"targets": [
7072
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5808,
"address_region": "program_or_external",
"bytes": "15F6F2D3",
"text": "BCLR.B #3, @H'F6F2",
"mnemonic": "BCLR.B",
"operands": "#3, @H'F6F2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63218,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5812,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_16B9",
"mnemonic": "BEQ",
"operands": "loc_16B9",
"kind": "branch",
"targets": [
5817
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5814,
"address_region": "program_or_external",
"bytes": "181BB6",
"text": "JSR @loc_1BB6",
"mnemonic": "JSR",
"operands": "@loc_1BB6",
"kind": "call",
"targets": [
7094
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5817,
"address_region": "program_or_external",
"bytes": "15F6F2D2",
"text": "BCLR.B #2, @H'F6F2",
"mnemonic": "BCLR.B",
"operands": "#2, @H'F6F2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63218,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5821,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_16C2",
"mnemonic": "BEQ",
"operands": "loc_16C2",
"kind": "branch",
"targets": [
5826
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5823,
"address_region": "program_or_external",
"bytes": "181BCC",
"text": "JSR @loc_1BCC",
"mnemonic": "JSR",
"operands": "@loc_1BCC",
"kind": "call",
"targets": [
7116
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5826,
"address_region": "program_or_external",
"bytes": "15F6F2D1",
"text": "BCLR.B #1, @H'F6F2",
"mnemonic": "BCLR.B",
"operands": "#1, @H'F6F2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63218,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5830,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_16CB",
"mnemonic": "BEQ",
"operands": "loc_16CB",
"kind": "branch",
"targets": [
5835
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5832,
"address_region": "program_or_external",
"bytes": "181B72",
"text": "JSR @loc_1B72",
"mnemonic": "JSR",
"operands": "@loc_1B72",
"kind": "call",
"targets": [
7026
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5835,
"address_region": "program_or_external",
"bytes": "15F6F2D0",
"text": "BCLR.B #0, @H'F6F2",
"mnemonic": "BCLR.B",
"operands": "#0, @H'F6F2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63218,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5839,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_16D4",
"mnemonic": "BEQ",
"operands": "loc_16D4",
"kind": "branch",
"targets": [
5844
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5841,
"address_region": "program_or_external",
"bytes": "181B89",
"text": "JSR @loc_1B89",
"mnemonic": "JSR",
"operands": "@loc_1B89",
"kind": "call",
"targets": [
7049
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5844,
"address_region": "program_or_external",
"bytes": "15F6F316",
"text": "TST.B @H'F6F3",
"mnemonic": "TST.B",
"operands": "@H'F6F3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63219,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5848,
"address_region": "program_or_external",
"bytes": "272A",
"text": "BEQ loc_1704",
"mnemonic": "BEQ",
"operands": "loc_1704",
"kind": "branch",
"targets": [
5892
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5850,
"address_region": "program_or_external",
"bytes": "15F6F3D7",
"text": "BCLR.B #7, @H'F6F3",
"mnemonic": "BCLR.B",
"operands": "#7, @H'F6F3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63219,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5854,
"address_region": "program_or_external",
"bytes": "15F6F3D6",
"text": "BCLR.B #6, @H'F6F3",
"mnemonic": "BCLR.B",
"operands": "#6, @H'F6F3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63219,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5858,
"address_region": "program_or_external",
"bytes": "15F6F3D5",
"text": "BCLR.B #5, @H'F6F3",
"mnemonic": "BCLR.B",
"operands": "#5, @H'F6F3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63219,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5862,
"address_region": "program_or_external",
"bytes": "15F6F3D4",
"text": "BCLR.B #4, @H'F6F3",
"mnemonic": "BCLR.B",
"operands": "#4, @H'F6F3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63219,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5866,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_16EF",
"mnemonic": "BEQ",
"operands": "loc_16EF",
"kind": "branch",
"targets": [
5871
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5868,
"address_region": "program_or_external",
"bytes": "181BE2",
"text": "JSR @loc_1BE2",
"mnemonic": "JSR",
"operands": "@loc_1BE2",
"kind": "call",
"targets": [
7138
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5871,
"address_region": "program_or_external",
"bytes": "15F6F3D3",
"text": "BCLR.B #3, @H'F6F3",
"mnemonic": "BCLR.B",
"operands": "#3, @H'F6F3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63219,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5875,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_16F8",
"mnemonic": "BEQ",
"operands": "loc_16F8",
"kind": "branch",
"targets": [
5880
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5877,
"address_region": "program_or_external",
"bytes": "181BF8",
"text": "JSR @loc_1BF8",
"mnemonic": "JSR",
"operands": "@loc_1BF8",
"kind": "call",
"targets": [
7160
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5880,
"address_region": "program_or_external",
"bytes": "15F6F3D2",
"text": "BCLR.B #2, @H'F6F3",
"mnemonic": "BCLR.B",
"operands": "#2, @H'F6F3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63219,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5884,
"address_region": "program_or_external",
"bytes": "15F6F3D1",
"text": "BCLR.B #1, @H'F6F3",
"mnemonic": "BCLR.B",
"operands": "#1, @H'F6F3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63219,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5888,
"address_region": "program_or_external",
"bytes": "15F6F3D0",
"text": "BCLR.B #0, @H'F6F3",
"mnemonic": "BCLR.B",
"operands": "#0, @H'F6F3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63219,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5892,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5893,
"address_region": "program_or_external",
"bytes": "15F7310402",
"text": "CMP:G.B #H'02, @H'F731",
"mnemonic": "CMP:G.B",
"operands": "#H'02, @H'F731",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63281,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5898,
"address_region": "program_or_external",
"bytes": "2238",
"text": "BHI loc_1744",
"mnemonic": "BHI",
"operands": "loc_1744",
"kind": "branch",
"targets": [
5956
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5900,
"address_region": "program_or_external",
"bytes": "1DE14EFF",
"text": "BTST.W #15, @H'E14E",
"mnemonic": "BTST.W",
"operands": "#15, @H'E14E",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 57678,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 5904,
"address_region": "program_or_external",
"bytes": "2624",
"text": "BNE loc_1736",
"mnemonic": "BNE",
"operands": "loc_1736",
"kind": "branch",
"targets": [
5942
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5906,
"address_region": "program_or_external",
"bytes": "15F730F6",
"text": "BTST.B #6, @H'F730",
"mnemonic": "BTST.B",
"operands": "#6, @H'F730",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63280,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5910,
"address_region": "program_or_external",
"bytes": "261E",
"text": "BNE loc_1736",
"mnemonic": "BNE",
"operands": "loc_1736",
"kind": "branch",
"targets": [
5942
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5912,
"address_region": "program_or_external",
"bytes": "15FB03C7",
"text": "BSET.B #7, @H'FB03",
"mnemonic": "BSET.B",
"operands": "#7, @H'FB03",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64259,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5916,
"address_region": "program_or_external",
"bytes": "2608",
"text": "BNE loc_1726",
"mnemonic": "BNE",
"operands": "loc_1726",
"kind": "branch",
"targets": [
5926
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5918,
"address_region": "program_or_external",
"bytes": "1DF73281",
"text": "MOV:G.W @H'F732, R1",
"mnemonic": "MOV:G.W",
"operands": "@H'F732, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63282,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5922,
"address_region": "program_or_external",
"bytes": "1DF73491",
"text": "MOV:G.W R1, @H'F734",
"mnemonic": "MOV:G.W",
"operands": "R1, @H'F734",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63284,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5926,
"address_region": "program_or_external",
"bytes": "1DF732071C07",
"text": "MOV:G.W #H'1C07, @H'F732",
"mnemonic": "MOV:G.W",
"operands": "#H'1C07, @H'F732",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 11,
"base_cycles": 9,
"alignment_adjustment": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63282,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5932,
"address_region": "program_or_external",
"bytes": "15FB020614",
"text": "MOV:G.B #H'14, @H'FB02",
"mnemonic": "MOV:G.B",
"operands": "#H'14, @H'FB02",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64258,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5937,
"address_region": "program_or_external",
"bytes": "1E31C6",
"text": "BSR loc_48FA",
"mnemonic": "BSR",
"operands": "loc_48FA",
"kind": "call",
"targets": [
18682
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5940,
"address_region": "program_or_external",
"bytes": "200E",
"text": "BRA loc_1744",
"mnemonic": "BRA",
"operands": "loc_1744",
"kind": "jump",
"targets": [
5956
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5942,
"address_region": "program_or_external",
"bytes": "1DF69684",
"text": "MOV:G.W @H'F696, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F696, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63126,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5946,
"address_region": "program_or_external",
"bytes": "1DF6B634",
"text": "SUB.W @H'F6B6, R4",
"mnemonic": "SUB.W",
"operands": "@H'F6B6, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63158,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5950,
"address_region": "program_or_external",
"bytes": "5B00A9",
"text": "MOV:I.W #H'00A9, R3",
"mnemonic": "MOV:I.W",
"operands": "#H'00A9, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5953,
"address_region": "program_or_external",
"bytes": "1E025E",
"text": "BSR loc_19A2",
"mnemonic": "BSR",
"operands": "loc_19A2",
"kind": "call",
"targets": [
6562
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5956,
"address_region": "program_or_external",
"bytes": "1DF69684",
"text": "MOV:G.W @H'F696, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F696, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63126,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5960,
"address_region": "program_or_external",
"bytes": "1DF6B694",
"text": "MOV:G.W R4, @H'F6B6",
"mnemonic": "MOV:G.W",
"operands": "R4, @H'F6B6",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63158,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5964,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5965,
"address_region": "program_or_external",
"bytes": "15F7310402",
"text": "CMP:G.B #H'02, @H'F731",
"mnemonic": "CMP:G.B",
"operands": "#H'02, @H'F731",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63281,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5970,
"address_region": "program_or_external",
"bytes": "2238",
"text": "BHI loc_178C",
"mnemonic": "BHI",
"operands": "loc_178C",
"kind": "branch",
"targets": [
6028
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5972,
"address_region": "program_or_external",
"bytes": "15F730F7",
"text": "BTST.B #7, @H'F730",
"mnemonic": "BTST.B",
"operands": "#7, @H'F730",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63280,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5976,
"address_region": "program_or_external",
"bytes": "2732",
"text": "BEQ loc_178C",
"mnemonic": "BEQ",
"operands": "loc_178C",
"kind": "branch",
"targets": [
6028
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5978,
"address_region": "program_or_external",
"bytes": "1DE16EFD",
"text": "BTST.W #13, @H'E16E",
"mnemonic": "BTST.W",
"operands": "#13, @H'E16E",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 57710,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 5982,
"address_region": "program_or_external",
"bytes": "261E",
"text": "BNE loc_177E",
"mnemonic": "BNE",
"operands": "loc_177E",
"kind": "branch",
"targets": [
6014
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5984,
"address_region": "program_or_external",
"bytes": "15FB03C7",
"text": "BSET.B #7, @H'FB03",
"mnemonic": "BSET.B",
"operands": "#7, @H'FB03",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64259,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5988,
"address_region": "program_or_external",
"bytes": "2608",
"text": "BNE loc_176E",
"mnemonic": "BNE",
"operands": "loc_176E",
"kind": "branch",
"targets": [
5998
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 5990,
"address_region": "program_or_external",
"bytes": "1DF73281",
"text": "MOV:G.W @H'F732, R1",
"mnemonic": "MOV:G.W",
"operands": "@H'F732, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63282,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5994,
"address_region": "program_or_external",
"bytes": "1DF73491",
"text": "MOV:G.W R1, @H'F734",
"mnemonic": "MOV:G.W",
"operands": "R1, @H'F734",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63284,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 5998,
"address_region": "program_or_external",
"bytes": "1DF732071C06",
"text": "MOV:G.W #H'1C06, @H'F732",
"mnemonic": "MOV:G.W",
"operands": "#H'1C06, @H'F732",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 11,
"base_cycles": 9,
"alignment_adjustment": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63282,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6004,
"address_region": "program_or_external",
"bytes": "15FB020614",
"text": "MOV:G.B #H'14, @H'FB02",
"mnemonic": "MOV:G.B",
"operands": "#H'14, @H'FB02",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64258,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6009,
"address_region": "program_or_external",
"bytes": "1E317E",
"text": "BSR loc_48FA",
"mnemonic": "BSR",
"operands": "loc_48FA",
"kind": "call",
"targets": [
18682
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6012,
"address_region": "program_or_external",
"bytes": "200E",
"text": "BRA loc_178C",
"mnemonic": "BRA",
"operands": "loc_178C",
"kind": "jump",
"targets": [
6028
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6014,
"address_region": "program_or_external",
"bytes": "1DF69484",
"text": "MOV:G.W @H'F694, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F694, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63124,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6018,
"address_region": "program_or_external",
"bytes": "1DF6B434",
"text": "SUB.W @H'F6B4, R4",
"mnemonic": "SUB.W",
"operands": "@H'F6B4, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63156,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6022,
"address_region": "program_or_external",
"bytes": "5B00C5",
"text": "MOV:I.W #H'00C5, R3",
"mnemonic": "MOV:I.W",
"operands": "#H'00C5, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6025,
"address_region": "program_or_external",
"bytes": "1E0216",
"text": "BSR loc_19A2",
"mnemonic": "BSR",
"operands": "loc_19A2",
"kind": "call",
"targets": [
6562
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6028,
"address_region": "program_or_external",
"bytes": "1DF69484",
"text": "MOV:G.W @H'F694, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F694, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63124,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6032,
"address_region": "program_or_external",
"bytes": "1DF6B494",
"text": "MOV:G.W R4, @H'F6B4",
"mnemonic": "MOV:G.W",
"operands": "R4, @H'F6B4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63156,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6036,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6037,
"address_region": "program_or_external",
"bytes": "15F7310402",
"text": "CMP:G.B #H'02, @H'F731",
"mnemonic": "CMP:G.B",
"operands": "#H'02, @H'F731",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63281,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6042,
"address_region": "program_or_external",
"bytes": "2224",
"text": "BHI loc_17C0",
"mnemonic": "BHI",
"operands": "loc_17C0",
"kind": "branch",
"targets": [
6080
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6044,
"address_region": "program_or_external",
"bytes": "1DE172FD",
"text": "BTST.W #13, @H'E172",
"mnemonic": "BTST.W",
"operands": "#13, @H'E172",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 57714,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 6048,
"address_region": "program_or_external",
"bytes": "2605",
"text": "BNE loc_17A7",
"mnemonic": "BNE",
"operands": "loc_17A7",
"kind": "branch",
"targets": [
6055
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6050,
"address_region": "program_or_external",
"bytes": "1E0982",
"text": "BSR loc_2127",
"mnemonic": "BSR",
"operands": "loc_2127",
"kind": "call",
"targets": [
8487
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6053,
"address_region": "program_or_external",
"bytes": "2019",
"text": "BRA loc_17C0",
"mnemonic": "BRA",
"operands": "loc_17C0",
"kind": "jump",
"targets": [
6080
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6055,
"address_region": "program_or_external",
"bytes": "1DE220FF",
"text": "BTST.W #15, @H'E220",
"mnemonic": "BTST.W",
"operands": "#15, @H'E220",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 57888,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 6059,
"address_region": "program_or_external",
"bytes": "2705",
"text": "BEQ loc_17B2",
"mnemonic": "BEQ",
"operands": "loc_17B2",
"kind": "branch",
"targets": [
6066
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6061,
"address_region": "program_or_external",
"bytes": "1E0977",
"text": "BSR loc_2127",
"mnemonic": "BSR",
"operands": "loc_2127",
"kind": "call",
"targets": [
8487
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6064,
"address_region": "program_or_external",
"bytes": "200E",
"text": "BRA loc_17C0",
"mnemonic": "BRA",
"operands": "loc_17C0",
"kind": "jump",
"targets": [
6080
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6066,
"address_region": "program_or_external",
"bytes": "1DF69284",
"text": "MOV:G.W @H'F692, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F692, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63122,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6070,
"address_region": "program_or_external",
"bytes": "1DF6B234",
"text": "SUB.W @H'F6B2, R4",
"mnemonic": "SUB.W",
"operands": "@H'F6B2, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63154,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6074,
"address_region": "program_or_external",
"bytes": "5B00BC",
"text": "MOV:I.W #H'00BC, R3",
"mnemonic": "MOV:I.W",
"operands": "#H'00BC, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6077,
"address_region": "program_or_external",
"bytes": "1E01E2",
"text": "BSR loc_19A2",
"mnemonic": "BSR",
"operands": "loc_19A2",
"kind": "call",
"targets": [
6562
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6080,
"address_region": "program_or_external",
"bytes": "1DF69284",
"text": "MOV:G.W @H'F692, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F692, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63122,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6084,
"address_region": "program_or_external",
"bytes": "1DF6B294",
"text": "MOV:G.W R4, @H'F6B2",
"mnemonic": "MOV:G.W",
"operands": "R4, @H'F6B2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63154,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6088,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6089,
"address_region": "program_or_external",
"bytes": "15F7310402",
"text": "CMP:G.B #H'02, @H'F731",
"mnemonic": "CMP:G.B",
"operands": "#H'02, @H'F731",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63281,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6094,
"address_region": "program_or_external",
"bytes": "2222",
"text": "BHI loc_17F2",
"mnemonic": "BHI",
"operands": "loc_17F2",
"kind": "branch",
"targets": [
6130
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6096,
"address_region": "program_or_external",
"bytes": "1DE126FC",
"text": "BTST.W #12, @H'E126",
"mnemonic": "BTST.W",
"operands": "#12, @H'E126",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 57638,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 6100,
"address_region": "program_or_external",
"bytes": "271C",
"text": "BEQ loc_17F2",
"mnemonic": "BEQ",
"operands": "loc_17F2",
"kind": "branch",
"targets": [
6130
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6102,
"address_region": "program_or_external",
"bytes": "1DF6AE84",
"text": "MOV:G.W @H'F6AE, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F6AE, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63150,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6106,
"address_region": "program_or_external",
"bytes": "1DF6CE34",
"text": "SUB.W @H'F6CE, R4",
"mnemonic": "SUB.W",
"operands": "@H'F6CE, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63182,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6110,
"address_region": "program_or_external",
"bytes": "5B00A3",
"text": "MOV:I.W #H'00A3, R3",
"mnemonic": "MOV:I.W",
"operands": "#H'00A3, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6113,
"address_region": "program_or_external",
"bytes": "15F791F7",
"text": "BTST.B #7, @H'F791",
"mnemonic": "BTST.B",
"operands": "#7, @H'F791",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63377,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6117,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_17EF",
"mnemonic": "BEQ",
"operands": "loc_17EF",
"kind": "branch",
"targets": [
6127
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6119,
"address_region": "program_or_external",
"bytes": "15F404F3",
"text": "BTST.B #3, @H'F404",
"mnemonic": "BTST.B",
"operands": "#3, @H'F404",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 62468,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 6123,
"address_region": "program_or_external",
"bytes": "2702",
"text": "BEQ loc_17EF",
"mnemonic": "BEQ",
"operands": "loc_17EF",
"kind": "branch",
"targets": [
6127
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6125,
"address_region": "program_or_external",
"bytes": "ABCE",
"text": "BSET.W #14, R3",
"mnemonic": "BSET.W",
"operands": "#14, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6127,
"address_region": "program_or_external",
"bytes": "1E01B0",
"text": "BSR loc_19A2",
"mnemonic": "BSR",
"operands": "loc_19A2",
"kind": "call",
"targets": [
6562
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6130,
"address_region": "program_or_external",
"bytes": "1DF6AE84",
"text": "MOV:G.W @H'F6AE, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F6AE, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63150,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6134,
"address_region": "program_or_external",
"bytes": "1DF6CE94",
"text": "MOV:G.W R4, @H'F6CE",
"mnemonic": "MOV:G.W",
"operands": "R4, @H'F6CE",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63182,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6138,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6139,
"address_region": "program_or_external",
"bytes": "15F7310402",
"text": "CMP:G.B #H'02, @H'F731",
"mnemonic": "CMP:G.B",
"operands": "#H'02, @H'F731",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63281,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6144,
"address_region": "program_or_external",
"bytes": "2222",
"text": "BHI loc_1824",
"mnemonic": "BHI",
"operands": "loc_1824",
"kind": "branch",
"targets": [
6180
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6146,
"address_region": "program_or_external",
"bytes": "1DE126FC",
"text": "BTST.W #12, @H'E126",
"mnemonic": "BTST.W",
"operands": "#12, @H'E126",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 57638,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 6150,
"address_region": "program_or_external",
"bytes": "271C",
"text": "BEQ loc_1824",
"mnemonic": "BEQ",
"operands": "loc_1824",
"kind": "branch",
"targets": [
6180
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6152,
"address_region": "program_or_external",
"bytes": "1DF6AC84",
"text": "MOV:G.W @H'F6AC, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F6AC, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63148,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6156,
"address_region": "program_or_external",
"bytes": "1DF6CC34",
"text": "SUB.W @H'F6CC, R4",
"mnemonic": "SUB.W",
"operands": "@H'F6CC, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63180,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6160,
"address_region": "program_or_external",
"bytes": "5B00A4",
"text": "MOV:I.W #H'00A4, R3",
"mnemonic": "MOV:I.W",
"operands": "#H'00A4, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6163,
"address_region": "program_or_external",
"bytes": "15F791F7",
"text": "BTST.B #7, @H'F791",
"mnemonic": "BTST.B",
"operands": "#7, @H'F791",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63377,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6167,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_1821",
"mnemonic": "BEQ",
"operands": "loc_1821",
"kind": "branch",
"targets": [
6177
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6169,
"address_region": "program_or_external",
"bytes": "15F404F3",
"text": "BTST.B #3, @H'F404",
"mnemonic": "BTST.B",
"operands": "#3, @H'F404",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 62468,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 6173,
"address_region": "program_or_external",
"bytes": "2702",
"text": "BEQ loc_1821",
"mnemonic": "BEQ",
"operands": "loc_1821",
"kind": "branch",
"targets": [
6177
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6175,
"address_region": "program_or_external",
"bytes": "ABCE",
"text": "BSET.W #14, R3",
"mnemonic": "BSET.W",
"operands": "#14, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6177,
"address_region": "program_or_external",
"bytes": "1E017E",
"text": "BSR loc_19A2",
"mnemonic": "BSR",
"operands": "loc_19A2",
"kind": "call",
"targets": [
6562
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6180,
"address_region": "program_or_external",
"bytes": "1DF6AC84",
"text": "MOV:G.W @H'F6AC, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F6AC, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63148,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6184,
"address_region": "program_or_external",
"bytes": "1DF6CC94",
"text": "MOV:G.W R4, @H'F6CC",
"mnemonic": "MOV:G.W",
"operands": "R4, @H'F6CC",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63180,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6188,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6189,
"address_region": "program_or_external",
"bytes": "15F717F2",
"text": "BTST.B #2, @H'F717",
"mnemonic": "BTST.B",
"operands": "#2, @H'F717",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63255,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6193,
"address_region": "program_or_external",
"bytes": "2632",
"text": "BNE loc_1865",
"mnemonic": "BNE",
"operands": "loc_1865",
"kind": "branch",
"targets": [
6245
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6195,
"address_region": "program_or_external",
"bytes": "15F7310402",
"text": "CMP:G.B #H'02, @H'F731",
"mnemonic": "CMP:G.B",
"operands": "#H'02, @H'F731",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63281,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6200,
"address_region": "program_or_external",
"bytes": "2222",
"text": "BHI loc_185C",
"mnemonic": "BHI",
"operands": "loc_185C",
"kind": "branch",
"targets": [
6236
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6202,
"address_region": "program_or_external",
"bytes": "1DE126F5",
"text": "BTST.W #5, @H'E126",
"mnemonic": "BTST.W",
"operands": "#5, @H'E126",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 57638,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 6206,
"address_region": "program_or_external",
"bytes": "271C",
"text": "BEQ loc_185C",
"mnemonic": "BEQ",
"operands": "loc_185C",
"kind": "branch",
"targets": [
6236
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6208,
"address_region": "program_or_external",
"bytes": "1DF6AA84",
"text": "MOV:G.W @H'F6AA, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F6AA, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63146,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6212,
"address_region": "program_or_external",
"bytes": "1DF6CA34",
"text": "SUB.W @H'F6CA, R4",
"mnemonic": "SUB.W",
"operands": "@H'F6CA, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63178,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6216,
"address_region": "program_or_external",
"bytes": "5B00A5",
"text": "MOV:I.W #H'00A5, R3",
"mnemonic": "MOV:I.W",
"operands": "#H'00A5, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6219,
"address_region": "program_or_external",
"bytes": "15F791F7",
"text": "BTST.B #7, @H'F791",
"mnemonic": "BTST.B",
"operands": "#7, @H'F791",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63377,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6223,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_1859",
"mnemonic": "BEQ",
"operands": "loc_1859",
"kind": "branch",
"targets": [
6233
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6225,
"address_region": "program_or_external",
"bytes": "15F404F2",
"text": "BTST.B #2, @H'F404",
"mnemonic": "BTST.B",
"operands": "#2, @H'F404",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 62468,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 6229,
"address_region": "program_or_external",
"bytes": "2702",
"text": "BEQ loc_1859",
"mnemonic": "BEQ",
"operands": "loc_1859",
"kind": "branch",
"targets": [
6233
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6231,
"address_region": "program_or_external",
"bytes": "ABCE",
"text": "BSET.W #14, R3",
"mnemonic": "BSET.W",
"operands": "#14, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6233,
"address_region": "program_or_external",
"bytes": "1E0146",
"text": "BSR loc_19A2",
"mnemonic": "BSR",
"operands": "loc_19A2",
"kind": "call",
"targets": [
6562
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6236,
"address_region": "program_or_external",
"bytes": "1DF6AA84",
"text": "MOV:G.W @H'F6AA, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F6AA, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63146,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6240,
"address_region": "program_or_external",
"bytes": "1DF6CA94",
"text": "MOV:G.W R4, @H'F6CA",
"mnemonic": "MOV:G.W",
"operands": "R4, @H'F6CA",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63178,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6244,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6245,
"address_region": "program_or_external",
"bytes": "15F7310402",
"text": "CMP:G.B #H'02, @H'F731",
"mnemonic": "CMP:G.B",
"operands": "#H'02, @H'F731",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63281,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6250,
"address_region": "program_or_external",
"bytes": "221C",
"text": "BHI loc_1888",
"mnemonic": "BHI",
"operands": "loc_1888",
"kind": "branch",
"targets": [
6280
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6252,
"address_region": "program_or_external",
"bytes": "1DF6AA84",
"text": "MOV:G.W @H'F6AA, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F6AA, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63146,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6256,
"address_region": "program_or_external",
"bytes": "1DF6CA34",
"text": "SUB.W @H'F6CA, R4",
"mnemonic": "SUB.W",
"operands": "@H'F6CA, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63178,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6260,
"address_region": "program_or_external",
"bytes": "5B00D8",
"text": "MOV:I.W #H'00D8, R3",
"mnemonic": "MOV:I.W",
"operands": "#H'00D8, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6263,
"address_region": "program_or_external",
"bytes": "15F791F7",
"text": "BTST.B #7, @H'F791",
"mnemonic": "BTST.B",
"operands": "#7, @H'F791",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63377,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6267,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_1885",
"mnemonic": "BEQ",
"operands": "loc_1885",
"kind": "branch",
"targets": [
6277
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6269,
"address_region": "program_or_external",
"bytes": "15F404F1",
"text": "BTST.B #1, @H'F404",
"mnemonic": "BTST.B",
"operands": "#1, @H'F404",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 62468,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 6273,
"address_region": "program_or_external",
"bytes": "2702",
"text": "BEQ loc_1885",
"mnemonic": "BEQ",
"operands": "loc_1885",
"kind": "branch",
"targets": [
6277
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6275,
"address_region": "program_or_external",
"bytes": "ABCE",
"text": "BSET.W #14, R3",
"mnemonic": "BSET.W",
"operands": "#14, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6277,
"address_region": "program_or_external",
"bytes": "1E011A",
"text": "BSR loc_19A2",
"mnemonic": "BSR",
"operands": "loc_19A2",
"kind": "call",
"targets": [
6562
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6280,
"address_region": "program_or_external",
"bytes": "1DF6AA84",
"text": "MOV:G.W @H'F6AA, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F6AA, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63146,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6284,
"address_region": "program_or_external",
"bytes": "1DF6CA94",
"text": "MOV:G.W R4, @H'F6CA",
"mnemonic": "MOV:G.W",
"operands": "R4, @H'F6CA",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63178,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6288,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6289,
"address_region": "program_or_external",
"bytes": "15F717F2",
"text": "BTST.B #2, @H'F717",
"mnemonic": "BTST.B",
"operands": "#2, @H'F717",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63255,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6293,
"address_region": "program_or_external",
"bytes": "2624",
"text": "BNE loc_18BB",
"mnemonic": "BNE",
"operands": "loc_18BB",
"kind": "branch",
"targets": [
6331
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6295,
"address_region": "program_or_external",
"bytes": "15F7310402",
"text": "CMP:G.B #H'02, @H'F731",
"mnemonic": "CMP:G.B",
"operands": "#H'02, @H'F731",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63281,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6300,
"address_region": "program_or_external",
"bytes": "2214",
"text": "BHI loc_18B2",
"mnemonic": "BHI",
"operands": "loc_18B2",
"kind": "branch",
"targets": [
6322
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6302,
"address_region": "program_or_external",
"bytes": "1DE126F5",
"text": "BTST.W #5, @H'E126",
"mnemonic": "BTST.W",
"operands": "#5, @H'E126",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 57638,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 6306,
"address_region": "program_or_external",
"bytes": "270E",
"text": "BEQ loc_18B2",
"mnemonic": "BEQ",
"operands": "loc_18B2",
"kind": "branch",
"targets": [
6322
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6308,
"address_region": "program_or_external",
"bytes": "1DF6A884",
"text": "MOV:G.W @H'F6A8, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F6A8, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63144,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6312,
"address_region": "program_or_external",
"bytes": "1DF6C834",
"text": "SUB.W @H'F6C8, R4",
"mnemonic": "SUB.W",
"operands": "@H'F6C8, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63176,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6316,
"address_region": "program_or_external",
"bytes": "5B0080",
"text": "MOV:I.W #H'0080, R3",
"mnemonic": "MOV:I.W",
"operands": "#H'0080, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6319,
"address_region": "program_or_external",
"bytes": "1E00F0",
"text": "BSR loc_19A2",
"mnemonic": "BSR",
"operands": "loc_19A2",
"kind": "call",
"targets": [
6562
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6322,
"address_region": "program_or_external",
"bytes": "1DF6A884",
"text": "MOV:G.W @H'F6A8, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F6A8, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63144,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6326,
"address_region": "program_or_external",
"bytes": "1DF6C894",
"text": "MOV:G.W R4, @H'F6C8",
"mnemonic": "MOV:G.W",
"operands": "R4, @H'F6C8",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63176,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6330,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6331,
"address_region": "program_or_external",
"bytes": "15F7310402",
"text": "CMP:G.B #H'02, @H'F731",
"mnemonic": "CMP:G.B",
"operands": "#H'02, @H'F731",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63281,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6336,
"address_region": "program_or_external",
"bytes": "221C",
"text": "BHI loc_18DE",
"mnemonic": "BHI",
"operands": "loc_18DE",
"kind": "branch",
"targets": [
6366
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6338,
"address_region": "program_or_external",
"bytes": "1DF6A884",
"text": "MOV:G.W @H'F6A8, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F6A8, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63144,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6342,
"address_region": "program_or_external",
"bytes": "1DF6C834",
"text": "SUB.W @H'F6C8, R4",
"mnemonic": "SUB.W",
"operands": "@H'F6C8, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63176,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6346,
"address_region": "program_or_external",
"bytes": "5B00D9",
"text": "MOV:I.W #H'00D9, R3",
"mnemonic": "MOV:I.W",
"operands": "#H'00D9, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6349,
"address_region": "program_or_external",
"bytes": "15F791F7",
"text": "BTST.B #7, @H'F791",
"mnemonic": "BTST.B",
"operands": "#7, @H'F791",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63377,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6353,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_18DB",
"mnemonic": "BEQ",
"operands": "loc_18DB",
"kind": "branch",
"targets": [
6363
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6355,
"address_region": "program_or_external",
"bytes": "15F404F1",
"text": "BTST.B #1, @H'F404",
"mnemonic": "BTST.B",
"operands": "#1, @H'F404",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 62468,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 6359,
"address_region": "program_or_external",
"bytes": "2702",
"text": "BEQ loc_18DB",
"mnemonic": "BEQ",
"operands": "loc_18DB",
"kind": "branch",
"targets": [
6363
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6361,
"address_region": "program_or_external",
"bytes": "ABCE",
"text": "BSET.W #14, R3",
"mnemonic": "BSET.W",
"operands": "#14, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6363,
"address_region": "program_or_external",
"bytes": "1E00C4",
"text": "BSR loc_19A2",
"mnemonic": "BSR",
"operands": "loc_19A2",
"kind": "call",
"targets": [
6562
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6366,
"address_region": "program_or_external",
"bytes": "1DF6A884",
"text": "MOV:G.W @H'F6A8, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F6A8, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63144,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6370,
"address_region": "program_or_external",
"bytes": "1DF6C894",
"text": "MOV:G.W R4, @H'F6C8",
"mnemonic": "MOV:G.W",
"operands": "R4, @H'F6C8",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63176,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6374,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6375,
"address_region": "program_or_external",
"bytes": "15F717F2",
"text": "BTST.B #2, @H'F717",
"mnemonic": "BTST.B",
"operands": "#2, @H'F717",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63255,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6379,
"address_region": "program_or_external",
"bytes": "2632",
"text": "BNE loc_191F",
"mnemonic": "BNE",
"operands": "loc_191F",
"kind": "branch",
"targets": [
6431
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6381,
"address_region": "program_or_external",
"bytes": "15F7310402",
"text": "CMP:G.B #H'02, @H'F731",
"mnemonic": "CMP:G.B",
"operands": "#H'02, @H'F731",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63281,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6386,
"address_region": "program_or_external",
"bytes": "2222",
"text": "BHI loc_1916",
"mnemonic": "BHI",
"operands": "loc_1916",
"kind": "branch",
"targets": [
6422
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6388,
"address_region": "program_or_external",
"bytes": "1DE126F5",
"text": "BTST.W #5, @H'E126",
"mnemonic": "BTST.W",
"operands": "#5, @H'E126",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 57638,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 6392,
"address_region": "program_or_external",
"bytes": "271C",
"text": "BEQ loc_1916",
"mnemonic": "BEQ",
"operands": "loc_1916",
"kind": "branch",
"targets": [
6422
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6394,
"address_region": "program_or_external",
"bytes": "1DF6A684",
"text": "MOV:G.W @H'F6A6, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F6A6, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63142,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6398,
"address_region": "program_or_external",
"bytes": "1DF6C634",
"text": "SUB.W @H'F6C6, R4",
"mnemonic": "SUB.W",
"operands": "@H'F6C6, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63174,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6402,
"address_region": "program_or_external",
"bytes": "5B00A6",
"text": "MOV:I.W #H'00A6, R3",
"mnemonic": "MOV:I.W",
"operands": "#H'00A6, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6405,
"address_region": "program_or_external",
"bytes": "15F791F7",
"text": "BTST.B #7, @H'F791",
"mnemonic": "BTST.B",
"operands": "#7, @H'F791",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63377,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6409,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_1913",
"mnemonic": "BEQ",
"operands": "loc_1913",
"kind": "branch",
"targets": [
6419
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6411,
"address_region": "program_or_external",
"bytes": "15F404F2",
"text": "BTST.B #2, @H'F404",
"mnemonic": "BTST.B",
"operands": "#2, @H'F404",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 62468,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 6415,
"address_region": "program_or_external",
"bytes": "2702",
"text": "BEQ loc_1913",
"mnemonic": "BEQ",
"operands": "loc_1913",
"kind": "branch",
"targets": [
6419
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6417,
"address_region": "program_or_external",
"bytes": "ABCE",
"text": "BSET.W #14, R3",
"mnemonic": "BSET.W",
"operands": "#14, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6419,
"address_region": "program_or_external",
"bytes": "1E008C",
"text": "BSR loc_19A2",
"mnemonic": "BSR",
"operands": "loc_19A2",
"kind": "call",
"targets": [
6562
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6422,
"address_region": "program_or_external",
"bytes": "1DF6A684",
"text": "MOV:G.W @H'F6A6, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F6A6, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63142,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6426,
"address_region": "program_or_external",
"bytes": "1DF6C694",
"text": "MOV:G.W R4, @H'F6C6",
"mnemonic": "MOV:G.W",
"operands": "R4, @H'F6C6",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63174,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6430,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6431,
"address_region": "program_or_external",
"bytes": "15F7310402",
"text": "CMP:G.B #H'02, @H'F731",
"mnemonic": "CMP:G.B",
"operands": "#H'02, @H'F731",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63281,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6436,
"address_region": "program_or_external",
"bytes": "221B",
"text": "BHI loc_1941",
"mnemonic": "BHI",
"operands": "loc_1941",
"kind": "branch",
"targets": [
6465
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6438,
"address_region": "program_or_external",
"bytes": "1DF6A684",
"text": "MOV:G.W @H'F6A6, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F6A6, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63142,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6442,
"address_region": "program_or_external",
"bytes": "1DF6C634",
"text": "SUB.W @H'F6C6, R4",
"mnemonic": "SUB.W",
"operands": "@H'F6C6, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63174,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6446,
"address_region": "program_or_external",
"bytes": "5B00DA",
"text": "MOV:I.W #H'00DA, R3",
"mnemonic": "MOV:I.W",
"operands": "#H'00DA, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6449,
"address_region": "program_or_external",
"bytes": "15F791F7",
"text": "BTST.B #7, @H'F791",
"mnemonic": "BTST.B",
"operands": "#7, @H'F791",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63377,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6453,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_193F",
"mnemonic": "BEQ",
"operands": "loc_193F",
"kind": "branch",
"targets": [
6463
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6455,
"address_region": "program_or_external",
"bytes": "15F404F1",
"text": "BTST.B #1, @H'F404",
"mnemonic": "BTST.B",
"operands": "#1, @H'F404",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 62468,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 6459,
"address_region": "program_or_external",
"bytes": "2702",
"text": "BEQ loc_193F",
"mnemonic": "BEQ",
"operands": "loc_193F",
"kind": "branch",
"targets": [
6463
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6461,
"address_region": "program_or_external",
"bytes": "ABCE",
"text": "BSET.W #14, R3",
"mnemonic": "BSET.W",
"operands": "#14, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6463,
"address_region": "program_or_external",
"bytes": "0E61",
"text": "BSR loc_19A2",
"mnemonic": "BSR",
"operands": "loc_19A2",
"kind": "call",
"targets": [
6562
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6465,
"address_region": "program_or_external",
"bytes": "1DF6A684",
"text": "MOV:G.W @H'F6A6, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F6A6, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63142,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6469,
"address_region": "program_or_external",
"bytes": "1DF6C694",
"text": "MOV:G.W R4, @H'F6C6",
"mnemonic": "MOV:G.W",
"operands": "R4, @H'F6C6",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63174,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6473,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6474,
"address_region": "program_or_external",
"bytes": "15F7310403",
"text": "CMP:G.B #H'03, @H'F731",
"mnemonic": "CMP:G.B",
"operands": "#H'03, @H'F731",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63281,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6479,
"address_region": "program_or_external",
"bytes": "221F",
"text": "BHI loc_1970",
"mnemonic": "BHI",
"operands": "loc_1970",
"kind": "branch",
"targets": [
6512
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6481,
"address_region": "program_or_external",
"bytes": "1DF6A484",
"text": "MOV:G.W @H'F6A4, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F6A4, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63140,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6485,
"address_region": "program_or_external",
"bytes": "1DF6C434",
"text": "SUB.W @H'F6C4, R4",
"mnemonic": "SUB.W",
"operands": "@H'F6C4, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63172,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6489,
"address_region": "program_or_external",
"bytes": "15FE8EF4",
"text": "BTST.B #4, @P7DR",
"mnemonic": "BTST.B",
"operands": "#4, @P7DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65166,
"name": "P7DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "",
"valid": true
},
{
"address": 6493,
"address_region": "program_or_external",
"bytes": "2600",
"text": "BNE loc_195F",
"mnemonic": "BNE",
"operands": "loc_195F",
"kind": "branch",
"targets": [
6495
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6495,
"address_region": "program_or_external",
"bytes": "5B0080",
"text": "MOV:I.W #H'0080, R3",
"mnemonic": "MOV:I.W",
"operands": "#H'0080, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6498,
"address_region": "program_or_external",
"bytes": "15F791F5",
"text": "BTST.B #5, @H'F791",
"mnemonic": "BTST.B",
"operands": "#5, @H'F791",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63377,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6502,
"address_region": "program_or_external",
"bytes": "2702",
"text": "BEQ loc_196A",
"mnemonic": "BEQ",
"operands": "loc_196A",
"kind": "branch",
"targets": [
6506
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6504,
"address_region": "program_or_external",
"bytes": "ABCE",
"text": "BSET.W #14, R3",
"mnemonic": "BSET.W",
"operands": "#14, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6506,
"address_region": "program_or_external",
"bytes": "0E36",
"text": "BSR loc_19A2",
"mnemonic": "BSR",
"operands": "loc_19A2",
"kind": "call",
"targets": [
6562
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6508,
"address_region": "program_or_external",
"bytes": "15F76DC7",
"text": "BSET.B #7, @H'F76D",
"mnemonic": "BSET.B",
"operands": "#7, @H'F76D",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63341,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6512,
"address_region": "program_or_external",
"bytes": "1DF6A484",
"text": "MOV:G.W @H'F6A4, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F6A4, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63140,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6516,
"address_region": "program_or_external",
"bytes": "1DF6C494",
"text": "MOV:G.W R4, @H'F6C4",
"mnemonic": "MOV:G.W",
"operands": "R4, @H'F6C4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63172,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6520,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6521,
"address_region": "program_or_external",
"bytes": "15F7310403",
"text": "CMP:G.B #H'03, @H'F731",
"mnemonic": "CMP:G.B",
"operands": "#H'03, @H'F731",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63281,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6526,
"address_region": "program_or_external",
"bytes": "2219",
"text": "BHI loc_1999",
"mnemonic": "BHI",
"operands": "loc_1999",
"kind": "branch",
"targets": [
6553
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6528,
"address_region": "program_or_external",
"bytes": "1DF6A280",
"text": "MOV:G.W @H'F6A2, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F6A2, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63138,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6532,
"address_region": "program_or_external",
"bytes": "1DF6C230",
"text": "SUB.W @H'F6C2, R0",
"mnemonic": "SUB.W",
"operands": "@H'F6C2, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63170,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6536,
"address_region": "program_or_external",
"bytes": "1DF68CA8",
"text": "MULXU.W @H'F68C, R0",
"mnemonic": "MULXU.W",
"operands": "@H'F68C, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 26,
"base_cycles": 25,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63116,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6540,
"address_region": "program_or_external",
"bytes": "5B0081",
"text": "MOV:I.W #H'0081, R3",
"mnemonic": "MOV:I.W",
"operands": "#H'0081, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6543,
"address_region": "program_or_external",
"bytes": "15F791F5",
"text": "BTST.B #5, @H'F791",
"mnemonic": "BTST.B",
"operands": "#5, @H'F791",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63377,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6547,
"address_region": "program_or_external",
"bytes": "2702",
"text": "BEQ loc_1997",
"mnemonic": "BEQ",
"operands": "loc_1997",
"kind": "branch",
"targets": [
6551
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6549,
"address_region": "program_or_external",
"bytes": "ABCE",
"text": "BSET.W #14, R3",
"mnemonic": "BSET.W",
"operands": "#14, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6551,
"address_region": "program_or_external",
"bytes": "0E42",
"text": "BSR loc_19DB",
"mnemonic": "BSR",
"operands": "loc_19DB",
"kind": "call",
"targets": [
6619
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6553,
"address_region": "program_or_external",
"bytes": "1DF6A284",
"text": "MOV:G.W @H'F6A2, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F6A2, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63138,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6557,
"address_region": "program_or_external",
"bytes": "1DF6C294",
"text": "MOV:G.W R4, @H'F6C2",
"mnemonic": "MOV:G.W",
"operands": "R4, @H'F6C2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63170,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6561,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6562,
"address_region": "program_or_external",
"bytes": "AB85",
"text": "MOV:G.W R3, R5",
"mnemonic": "MOV:G.W",
"operands": "R3, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6564,
"address_region": "program_or_external",
"bytes": "0C01FF53",
"text": "AND.W #H'01FF, R3",
"mnemonic": "AND.W",
"operands": "#H'01FF, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6568,
"address_region": "program_or_external",
"bytes": "AB1A",
"text": "SHLL.W R3",
"mnemonic": "SHLL.W",
"operands": "R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6570,
"address_region": "program_or_external",
"bytes": "FBE40080",
"text": "MOV:G.W @(-H'1C00,R3), R0",
"mnemonic": "MOV:G.W",
"operands": "@(-H'1C00,R3), R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6574,
"address_region": "program_or_external",
"bytes": "48FC00",
"text": "CMP:I #H'FC00, R0",
"mnemonic": "CMP:I",
"operands": "#H'FC00, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6577,
"address_region": "program_or_external",
"bytes": "2203",
"text": "BHI loc_19B6",
"mnemonic": "BHI",
"operands": "loc_19B6",
"kind": "branch",
"targets": [
6582
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6579,
"address_region": "program_or_external",
"bytes": "58FE00",
"text": "MOV:I.W #H'FE00, R0",
"mnemonic": "MOV:I.W",
"operands": "#H'FE00, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6582,
"address_region": "program_or_external",
"bytes": "A815",
"text": "NOT.W R0",
"mnemonic": "NOT.W",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6584,
"address_region": "program_or_external",
"bytes": "A808",
"text": "ADD:Q.W #1, R0",
"mnemonic": "ADD:Q.W",
"operands": "#1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6586,
"address_region": "program_or_external",
"bytes": "4C000F",
"text": "CMP:I #H'000F, R4",
"mnemonic": "CMP:I",
"operands": "#H'000F, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6589,
"address_region": "program_or_external",
"bytes": "2314",
"text": "BLS loc_19D3",
"mnemonic": "BLS",
"operands": "loc_19D3",
"kind": "branch",
"targets": [
6611
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6591,
"address_region": "program_or_external",
"bytes": "4CFFF0",
"text": "CMP:I #H'FFF0, R4",
"mnemonic": "CMP:I",
"operands": "#H'FFF0, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6594,
"address_region": "program_or_external",
"bytes": "240F",
"text": "BCC loc_19D3",
"mnemonic": "BCC",
"operands": "loc_19D3",
"kind": "branch",
"targets": [
6611
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6596,
"address_region": "program_or_external",
"bytes": "4C8000",
"text": "CMP:I #H'8000, R4",
"mnemonic": "CMP:I",
"operands": "#H'8000, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6599,
"address_region": "program_or_external",
"bytes": "2405",
"text": "BCC loc_19CE",
"mnemonic": "BCC",
"operands": "loc_19CE",
"kind": "branch",
"targets": [
6606
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6601,
"address_region": "program_or_external",
"bytes": "5C001A",
"text": "MOV:I.W #H'001A, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'001A, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6604,
"address_region": "program_or_external",
"bytes": "2009",
"text": "BRA loc_19D7",
"mnemonic": "BRA",
"operands": "loc_19D7",
"kind": "jump",
"targets": [
6615
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6606,
"address_region": "program_or_external",
"bytes": "5CFF1C",
"text": "MOV:I.W #H'FF1C, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'FF1C, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6609,
"address_region": "program_or_external",
"bytes": "2004",
"text": "BRA loc_19D7",
"mnemonic": "BRA",
"operands": "loc_19D7",
"kind": "jump",
"targets": [
6615
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6611,
"address_region": "program_or_external",
"bytes": "F41A2584",
"text": "MOV:G.B @(H'1A25,R4), R4",
"mnemonic": "MOV:G.B",
"operands": "@(H'1A25,R4), R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6615,
"address_region": "program_or_external",
"bytes": "ACA8",
"text": "MULXU.W R4, R0",
"mnemonic": "MULXU.W",
"operands": "R4, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 25,
"base_cycles": 25,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6617,
"address_region": "program_or_external",
"bytes": "2008",
"text": "BRA loc_19E3",
"mnemonic": "BRA",
"operands": "loc_19E3",
"kind": "jump",
"targets": [
6627
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6619,
"address_region": "program_or_external",
"bytes": "AB85",
"text": "MOV:G.W R3, R5",
"mnemonic": "MOV:G.W",
"operands": "R3, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6621,
"address_region": "program_or_external",
"bytes": "0C01FF53",
"text": "AND.W #H'01FF, R3",
"mnemonic": "AND.W",
"operands": "#H'01FF, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6625,
"address_region": "program_or_external",
"bytes": "AB1A",
"text": "SHLL.W R3",
"mnemonic": "SHLL.W",
"operands": "R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6627,
"address_region": "program_or_external",
"bytes": "FBE00080",
"text": "MOV:G.W @(-H'2000,R3), R0",
"mnemonic": "MOV:G.W",
"operands": "@(-H'2000,R3), R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6631,
"address_region": "program_or_external",
"bytes": "A821",
"text": "ADD:G.W R0, R1",
"mnemonic": "ADD:G.W",
"operands": "R0, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6633,
"address_region": "program_or_external",
"bytes": "A982",
"text": "MOV:G.W R1, R2",
"mnemonic": "MOV:G.W",
"operands": "R1, R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6635,
"address_region": "program_or_external",
"bytes": "250C",
"text": "BCS loc_19F9",
"mnemonic": "BCS",
"operands": "loc_19F9",
"kind": "branch",
"targets": [
6649
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6637,
"address_region": "program_or_external",
"bytes": "A832",
"text": "SUB.W R0, R2",
"mnemonic": "SUB.W",
"operands": "R0, R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6639,
"address_region": "program_or_external",
"bytes": "4A8000",
"text": "CMP:I #H'8000, R2",
"mnemonic": "CMP:I",
"operands": "#H'8000, R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6642,
"address_region": "program_or_external",
"bytes": "230F",
"text": "BLS loc_1A03",
"mnemonic": "BLS",
"operands": "loc_1A03",
"kind": "branch",
"targets": [
6659
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6644,
"address_region": "program_or_external",
"bytes": "590000",
"text": "MOV:I.W #H'0000, R1",
"mnemonic": "MOV:I.W",
"operands": "#H'0000, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6647,
"address_region": "program_or_external",
"bytes": "200A",
"text": "BRA loc_1A03",
"mnemonic": "BRA",
"operands": "loc_1A03",
"kind": "jump",
"targets": [
6659
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6649,
"address_region": "program_or_external",
"bytes": "AA30",
"text": "SUB.W R2, R0",
"mnemonic": "SUB.W",
"operands": "R2, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6651,
"address_region": "program_or_external",
"bytes": "488000",
"text": "CMP:I #H'8000, R0",
"mnemonic": "CMP:I",
"operands": "#H'8000, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6654,
"address_region": "program_or_external",
"bytes": "2303",
"text": "BLS loc_1A03",
"mnemonic": "BLS",
"operands": "loc_1A03",
"kind": "branch",
"targets": [
6659
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6656,
"address_region": "program_or_external",
"bytes": "59FFFF",
"text": "MOV:I.W #H'FFFF, R1",
"mnemonic": "MOV:I.W",
"operands": "#H'FFFF, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6659,
"address_region": "program_or_external",
"bytes": "FBE00071",
"text": "CMP:G.W @(-H'2000,R3), R1",
"mnemonic": "CMP:G.W",
"operands": "@(-H'2000,R3), R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6663,
"address_region": "program_or_external",
"bytes": "270B",
"text": "BEQ loc_1A14",
"mnemonic": "BEQ",
"operands": "loc_1A14",
"kind": "branch",
"targets": [
6676
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6665,
"address_region": "program_or_external",
"bytes": "FBE80091",
"text": "MOV:G.W R1, @(-H'1800,R3)",
"mnemonic": "MOV:G.W",
"operands": "R1, @(-H'1800,R3)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6669,
"address_region": "program_or_external",
"bytes": "5280",
"text": "MOV:E.B #H'80, R2",
"mnemonic": "MOV:E.B",
"operands": "#H'80, R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6671,
"address_region": "program_or_external",
"bytes": "AD83",
"text": "MOV:G.W R5, R3",
"mnemonic": "MOV:G.W",
"operands": "R5, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6673,
"address_region": "program_or_external",
"bytes": "1E2440",
"text": "BSR loc_3E54",
"mnemonic": "BSR",
"operands": "loc_3E54",
"kind": "call",
"targets": [
15956
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6676,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6709,
"address_region": "program_or_external",
"bytes": "AB85",
"text": "MOV:G.W R3, R5",
"mnemonic": "MOV:G.W",
"operands": "R3, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6711,
"address_region": "program_or_external",
"bytes": "0C01FF53",
"text": "AND.W #H'01FF, R3",
"mnemonic": "AND.W",
"operands": "#H'01FF, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6715,
"address_region": "program_or_external",
"bytes": "AB1A",
"text": "SHLL.W R3",
"mnemonic": "SHLL.W",
"operands": "R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6717,
"address_region": "program_or_external",
"bytes": "FBE00080",
"text": "MOV:G.W @(-H'2000,R3), R0",
"mnemonic": "MOV:G.W",
"operands": "@(-H'2000,R3), R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6721,
"address_region": "program_or_external",
"bytes": "273A",
"text": "BEQ loc_1A7D",
"mnemonic": "BEQ",
"operands": "loc_1A7D",
"kind": "branch",
"targets": [
6781
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6723,
"address_region": "program_or_external",
"bytes": "0E48",
"text": "BSR loc_1A8D",
"mnemonic": "BSR",
"operands": "loc_1A8D",
"kind": "call",
"targets": [
6797
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6725,
"address_region": "program_or_external",
"bytes": "AC16",
"text": "TST.W R4",
"mnemonic": "TST.W",
"operands": "R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6727,
"address_region": "program_or_external",
"bytes": "2610",
"text": "BNE loc_1A59",
"mnemonic": "BNE",
"operands": "loc_1A59",
"kind": "branch",
"targets": [
6745
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6729,
"address_region": "program_or_external",
"bytes": "A882",
"text": "MOV:G.W R0, R2",
"mnemonic": "MOV:G.W",
"operands": "R0, R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6731,
"address_region": "program_or_external",
"bytes": "FBE40081",
"text": "MOV:G.W @(-H'1C00,R3), R1",
"mnemonic": "MOV:G.W",
"operands": "@(-H'1C00,R3), R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6735,
"address_region": "program_or_external",
"bytes": "A81B",
"text": "SHLR.W R0",
"mnemonic": "SHLR.W",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6737,
"address_region": "program_or_external",
"bytes": "2716",
"text": "BEQ loc_1A69",
"mnemonic": "BEQ",
"operands": "loc_1A69",
"kind": "branch",
"targets": [
6761
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6739,
"address_region": "program_or_external",
"bytes": "A851",
"text": "AND.W R0, R1",
"mnemonic": "AND.W",
"operands": "R0, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6741,
"address_region": "program_or_external",
"bytes": "27F4",
"text": "BEQ loc_1A4B",
"mnemonic": "BEQ",
"operands": "loc_1A4B",
"kind": "branch",
"targets": [
6731
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6743,
"address_region": "program_or_external",
"bytes": "2012",
"text": "BRA loc_1A6B",
"mnemonic": "BRA",
"operands": "loc_1A6B",
"kind": "jump",
"targets": [
6763
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6745,
"address_region": "program_or_external",
"bytes": "A882",
"text": "MOV:G.W R0, R2",
"mnemonic": "MOV:G.W",
"operands": "R0, R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6747,
"address_region": "program_or_external",
"bytes": "FBE40081",
"text": "MOV:G.W @(-H'1C00,R3), R1",
"mnemonic": "MOV:G.W",
"operands": "@(-H'1C00,R3), R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6751,
"address_region": "program_or_external",
"bytes": "A81A",
"text": "SHLL.W R0",
"mnemonic": "SHLL.W",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6753,
"address_region": "program_or_external",
"bytes": "2706",
"text": "BEQ loc_1A69",
"mnemonic": "BEQ",
"operands": "loc_1A69",
"kind": "branch",
"targets": [
6761
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6755,
"address_region": "program_or_external",
"bytes": "A851",
"text": "AND.W R0, R1",
"mnemonic": "AND.W",
"operands": "R0, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6757,
"address_region": "program_or_external",
"bytes": "27F4",
"text": "BEQ loc_1A5B",
"mnemonic": "BEQ",
"operands": "loc_1A5B",
"kind": "branch",
"targets": [
6747
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6759,
"address_region": "program_or_external",
"bytes": "2002",
"text": "BRA loc_1A6B",
"mnemonic": "BRA",
"operands": "loc_1A6B",
"kind": "jump",
"targets": [
6763
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6761,
"address_region": "program_or_external",
"bytes": "AA80",
"text": "MOV:G.W R2, R0",
"mnemonic": "MOV:G.W",
"operands": "R2, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6763,
"address_region": "program_or_external",
"bytes": "FBE00070",
"text": "CMP:G.W @(-H'2000,R3), R0",
"mnemonic": "CMP:G.W",
"operands": "@(-H'2000,R3), R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6767,
"address_region": "program_or_external",
"bytes": "270B",
"text": "BEQ loc_1A7C",
"mnemonic": "BEQ",
"operands": "loc_1A7C",
"kind": "branch",
"targets": [
6780
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6769,
"address_region": "program_or_external",
"bytes": "FBE80090",
"text": "MOV:G.W R0, @(-H'1800,R3)",
"mnemonic": "MOV:G.W",
"operands": "R0, @(-H'1800,R3)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6773,
"address_region": "program_or_external",
"bytes": "5280",
"text": "MOV:E.B #H'80, R2",
"mnemonic": "MOV:E.B",
"operands": "#H'80, R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6775,
"address_region": "program_or_external",
"bytes": "AD83",
"text": "MOV:G.W R5, R3",
"mnemonic": "MOV:G.W",
"operands": "R5, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6777,
"address_region": "program_or_external",
"bytes": "1E23D8",
"text": "BSR loc_3E54",
"mnemonic": "BSR",
"operands": "loc_3E54",
"kind": "call",
"targets": [
15956
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6780,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6781,
"address_region": "program_or_external",
"bytes": "A8CF",
"text": "BSET.W #15, R0",
"mnemonic": "BSET.W",
"operands": "#15, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6783,
"address_region": "program_or_external",
"bytes": "A881",
"text": "MOV:G.W R0, R1",
"mnemonic": "MOV:G.W",
"operands": "R0, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6785,
"address_region": "program_or_external",
"bytes": "FBE40051",
"text": "AND.W @(-H'1C00,R3), R1",
"mnemonic": "AND.W",
"operands": "@(-H'1C00,R3), R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6789,
"address_region": "program_or_external",
"bytes": "2604",
"text": "BNE loc_1A8B",
"mnemonic": "BNE",
"operands": "loc_1A8B",
"kind": "branch",
"targets": [
6795
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6791,
"address_region": "program_or_external",
"bytes": "A81B",
"text": "SHLR.W R0",
"mnemonic": "SHLR.W",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6793,
"address_region": "program_or_external",
"bytes": "20F4",
"text": "BRA loc_1A7F",
"mnemonic": "BRA",
"operands": "loc_1A7F",
"kind": "jump",
"targets": [
6783
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6795,
"address_region": "program_or_external",
"bytes": "20B8",
"text": "BRA loc_1A45",
"mnemonic": "BRA",
"operands": "loc_1A45",
"kind": "jump",
"targets": [
6725
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6797,
"address_region": "program_or_external",
"bytes": "59000F",
"text": "MOV:I.W #H'000F, R1",
"mnemonic": "MOV:I.W",
"operands": "#H'000F, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6800,
"address_region": "program_or_external",
"bytes": "A879",
"text": "BTST.W R1, R0",
"mnemonic": "BTST.W",
"operands": "R1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6802,
"address_region": "program_or_external",
"bytes": "2603",
"text": "BNE loc_1A97",
"mnemonic": "BNE",
"operands": "loc_1A97",
"kind": "branch",
"targets": [
6807
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6804,
"address_region": "program_or_external",
"bytes": "01B9F9",
"text": "SCB/F R1, loc_1A90",
"mnemonic": "SCB/F",
"operands": "R1, loc_1A90",
"kind": "branch",
"targets": [
6800
],
"cycles": {
"false": 3,
"count_minus_1": 4,
"taken": 8,
"base_taken": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6807,
"address_region": "program_or_external",
"bytes": "A813",
"text": "CLR.W R0",
"mnemonic": "CLR.W",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6809,
"address_region": "program_or_external",
"bytes": "A849",
"text": "BSET.W R1, R0",
"mnemonic": "BSET.W",
"operands": "R1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6811,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6812,
"address_region": "program_or_external",
"bytes": "AB16",
"text": "TST.W R3",
"mnemonic": "TST.W",
"operands": "R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6814,
"address_region": "program_or_external",
"bytes": "2732",
"text": "BEQ loc_1AD2",
"mnemonic": "BEQ",
"operands": "loc_1AD2",
"kind": "branch",
"targets": [
6866
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6816,
"address_region": "program_or_external",
"bytes": "AB1A",
"text": "SHLL.W R3",
"mnemonic": "SHLL.W",
"operands": "R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6818,
"address_region": "program_or_external",
"bytes": "15F73380",
"text": "MOV:G.B @H'F733, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F733, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63283,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6822,
"address_region": "program_or_external",
"bytes": "A015",
"text": "NOT.B R0",
"mnemonic": "NOT.B",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6824,
"address_region": "program_or_external",
"bytes": "040F50",
"text": "AND.B #H'0F, R0",
"mnemonic": "AND.B",
"operands": "#H'0F, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6827,
"address_region": "program_or_external",
"bytes": "AC16",
"text": "TST.W R4",
"mnemonic": "TST.W",
"operands": "R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6829,
"address_region": "program_or_external",
"bytes": "260D",
"text": "BNE loc_1ABC",
"mnemonic": "BNE",
"operands": "loc_1ABC",
"kind": "branch",
"targets": [
6844
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6831,
"address_region": "program_or_external",
"bytes": "A00C",
"text": "ADD:Q.B #-1, R0",
"mnemonic": "ADD:Q.B",
"operands": "#-1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6833,
"address_region": "program_or_external",
"bytes": "040F50",
"text": "AND.B #H'0F, R0",
"mnemonic": "AND.B",
"operands": "#H'0F, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6836,
"address_region": "program_or_external",
"bytes": "FBE40078",
"text": "BTST.W R0, @(-H'1C00,R3)",
"mnemonic": "BTST.W",
"operands": "R0, @(-H'1C00,R3)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6840,
"address_region": "program_or_external",
"bytes": "27F5",
"text": "BEQ loc_1AAF",
"mnemonic": "BEQ",
"operands": "loc_1AAF",
"kind": "branch",
"targets": [
6831
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6842,
"address_region": "program_or_external",
"bytes": "200B",
"text": "BRA loc_1AC7",
"mnemonic": "BRA",
"operands": "loc_1AC7",
"kind": "jump",
"targets": [
6855
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6844,
"address_region": "program_or_external",
"bytes": "A008",
"text": "ADD:Q.B #1, R0",
"mnemonic": "ADD:Q.B",
"operands": "#1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6846,
"address_region": "program_or_external",
"bytes": "040F50",
"text": "AND.B #H'0F, R0",
"mnemonic": "AND.B",
"operands": "#H'0F, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6849,
"address_region": "program_or_external",
"bytes": "FBE40078",
"text": "BTST.W R0, @(-H'1C00,R3)",
"mnemonic": "BTST.W",
"operands": "R0, @(-H'1C00,R3)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6853,
"address_region": "program_or_external",
"bytes": "27F5",
"text": "BEQ loc_1ABC",
"mnemonic": "BEQ",
"operands": "loc_1ABC",
"kind": "branch",
"targets": [
6844
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6855,
"address_region": "program_or_external",
"bytes": "A015",
"text": "NOT.B R0",
"mnemonic": "NOT.B",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6857,
"address_region": "program_or_external",
"bytes": "040F50",
"text": "AND.B #H'0F, R0",
"mnemonic": "AND.B",
"operands": "#H'0F, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6860,
"address_region": "program_or_external",
"bytes": "15F73390",
"text": "MOV:G.B R0, @H'F733",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F733",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63283,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6864,
"address_region": "program_or_external",
"bytes": "200E",
"text": "BRA loc_1AE0",
"mnemonic": "BRA",
"operands": "loc_1AE0",
"kind": "jump",
"targets": [
6880
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6866,
"address_region": "program_or_external",
"bytes": "AC16",
"text": "TST.W R4",
"mnemonic": "TST.W",
"operands": "R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6868,
"address_region": "program_or_external",
"bytes": "2606",
"text": "BNE loc_1ADC",
"mnemonic": "BNE",
"operands": "loc_1ADC",
"kind": "branch",
"targets": [
6876
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6870,
"address_region": "program_or_external",
"bytes": "15F73308",
"text": "ADD:Q.B #1, @H'F733",
"mnemonic": "ADD:Q.B",
"operands": "#1, @H'F733",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63283,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6874,
"address_region": "program_or_external",
"bytes": "2004",
"text": "BRA loc_1AE0",
"mnemonic": "BRA",
"operands": "loc_1AE0",
"kind": "jump",
"targets": [
6880
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6876,
"address_region": "program_or_external",
"bytes": "15F7330C",
"text": "ADD:Q.B #-1, @H'F733",
"mnemonic": "ADD:Q.B",
"operands": "#-1, @H'F733",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63283,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6880,
"address_region": "program_or_external",
"bytes": "1E2E17",
"text": "BSR loc_48FA",
"mnemonic": "BSR",
"operands": "loc_48FA",
"kind": "call",
"targets": [
18682
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6883,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6884,
"address_region": "program_or_external",
"bytes": "15F75B80",
"text": "MOV:G.B @H'F75B, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F75B, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63323,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6888,
"address_region": "program_or_external",
"bytes": "A012",
"text": "EXTU.B R0",
"mnemonic": "EXTU.B",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6890,
"address_region": "program_or_external",
"bytes": "F0F75D81",
"text": "MOV:G.B @(-H'08A3,R0), R1",
"mnemonic": "MOV:G.B",
"operands": "@(-H'08A3,R0), R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6894,
"address_region": "program_or_external",
"bytes": "AC16",
"text": "TST.W R4",
"mnemonic": "TST.W",
"operands": "R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6896,
"address_region": "program_or_external",
"bytes": "260A",
"text": "BNE loc_1AFC",
"mnemonic": "BNE",
"operands": "loc_1AFC",
"kind": "branch",
"targets": [
6908
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6898,
"address_region": "program_or_external",
"bytes": "A108",
"text": "ADD:Q.B #1, R1",
"mnemonic": "ADD:Q.B",
"operands": "#1, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6900,
"address_region": "program_or_external",
"bytes": "412E",
"text": "CMP:E #H'2E, R1",
"mnemonic": "CMP:E",
"operands": "#H'2E, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6902,
"address_region": "program_or_external",
"bytes": "230B",
"text": "BLS loc_1B03",
"mnemonic": "BLS",
"operands": "loc_1B03",
"kind": "branch",
"targets": [
6915
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6904,
"address_region": "program_or_external",
"bytes": "5100",
"text": "MOV:E.B #H'00, R1",
"mnemonic": "MOV:E.B",
"operands": "#H'00, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6906,
"address_region": "program_or_external",
"bytes": "2007",
"text": "BRA loc_1B03",
"mnemonic": "BRA",
"operands": "loc_1B03",
"kind": "jump",
"targets": [
6915
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6908,
"address_region": "program_or_external",
"bytes": "040131",
"text": "SUB.B #H'01, R1",
"mnemonic": "SUB.B",
"operands": "#H'01, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6911,
"address_region": "program_or_external",
"bytes": "2402",
"text": "BCC loc_1B03",
"mnemonic": "BCC",
"operands": "loc_1B03",
"kind": "branch",
"targets": [
6915
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6913,
"address_region": "program_or_external",
"bytes": "512E",
"text": "MOV:E.B #H'2E, R1",
"mnemonic": "MOV:E.B",
"operands": "#H'2E, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6915,
"address_region": "program_or_external",
"bytes": "F0F75D91",
"text": "MOV:G.B R1, @(-H'08A3,R0)",
"mnemonic": "MOV:G.B",
"operands": "R1, @(-H'08A3,R0)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6919,
"address_region": "program_or_external",
"bytes": "1E2DF0",
"text": "BSR loc_48FA",
"mnemonic": "BSR",
"operands": "loc_48FA",
"kind": "call",
"targets": [
18682
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6922,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6923,
"address_region": "program_or_external",
"bytes": "15F75B80",
"text": "MOV:G.B @H'F75B, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F75B, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63323,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6927,
"address_region": "program_or_external",
"bytes": "AC16",
"text": "TST.W R4",
"mnemonic": "TST.W",
"operands": "R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6929,
"address_region": "program_or_external",
"bytes": "260A",
"text": "BNE loc_1B1D",
"mnemonic": "BNE",
"operands": "loc_1B1D",
"kind": "branch",
"targets": [
6941
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6931,
"address_region": "program_or_external",
"bytes": "A008",
"text": "ADD:Q.B #1, R0",
"mnemonic": "ADD:Q.B",
"operands": "#1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6933,
"address_region": "program_or_external",
"bytes": "4008",
"text": "CMP:E #H'08, R0",
"mnemonic": "CMP:E",
"operands": "#H'08, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6935,
"address_region": "program_or_external",
"bytes": "230C",
"text": "BLS loc_1B25",
"mnemonic": "BLS",
"operands": "loc_1B25",
"kind": "branch",
"targets": [
6949
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6937,
"address_region": "program_or_external",
"bytes": "5008",
"text": "MOV:E.B #H'08, R0",
"mnemonic": "MOV:E.B",
"operands": "#H'08, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6939,
"address_region": "program_or_external",
"bytes": "2008",
"text": "BRA loc_1B25",
"mnemonic": "BRA",
"operands": "loc_1B25",
"kind": "jump",
"targets": [
6949
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6941,
"address_region": "program_or_external",
"bytes": "A00C",
"text": "ADD:Q.B #-1, R0",
"mnemonic": "ADD:Q.B",
"operands": "#-1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6943,
"address_region": "program_or_external",
"bytes": "4001",
"text": "CMP:E #H'01, R0",
"mnemonic": "CMP:E",
"operands": "#H'01, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6945,
"address_region": "program_or_external",
"bytes": "2402",
"text": "BCC loc_1B25",
"mnemonic": "BCC",
"operands": "loc_1B25",
"kind": "branch",
"targets": [
6949
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6947,
"address_region": "program_or_external",
"bytes": "5001",
"text": "MOV:E.B #H'01, R0",
"mnemonic": "MOV:E.B",
"operands": "#H'01, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6949,
"address_region": "program_or_external",
"bytes": "15F75B90",
"text": "MOV:G.B R0, @H'F75B",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F75B",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63323,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6953,
"address_region": "program_or_external",
"bytes": "1E2DCE",
"text": "BSR loc_48FA",
"mnemonic": "BSR",
"operands": "loc_48FA",
"kind": "call",
"targets": [
18682
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6956,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6957,
"address_region": "program_or_external",
"bytes": "15F6D784",
"text": "MOV:G.B @H'F6D7, R4",
"mnemonic": "MOV:G.B",
"operands": "@H'F6D7, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63191,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6961,
"address_region": "program_or_external",
"bytes": "15F6E764",
"text": "XOR.B @H'F6E7, R4",
"mnemonic": "XOR.B",
"operands": "@H'F6E7, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63207,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6965,
"address_region": "program_or_external",
"bytes": "5D007E",
"text": "MOV:I.W #H'007E, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'007E, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6968,
"address_region": "program_or_external",
"bytes": "1E00D3",
"text": "BSR loc_1C0E",
"mnemonic": "BSR",
"operands": "loc_1C0E",
"kind": "call",
"targets": [
7182
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6971,
"address_region": "program_or_external",
"bytes": "15F6D784",
"text": "MOV:G.B @H'F6D7, R4",
"mnemonic": "MOV:G.B",
"operands": "@H'F6D7, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63191,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6975,
"address_region": "program_or_external",
"bytes": "15F6E794",
"text": "MOV:G.B R4, @H'F6E7",
"mnemonic": "MOV:G.B",
"operands": "R4, @H'F6E7",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63207,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6979,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6980,
"address_region": "program_or_external",
"bytes": "15F6D684",
"text": "MOV:G.B @H'F6D6, R4",
"mnemonic": "MOV:G.B",
"operands": "@H'F6D6, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63190,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6984,
"address_region": "program_or_external",
"bytes": "15F6E664",
"text": "XOR.B @H'F6E6, R4",
"mnemonic": "XOR.B",
"operands": "@H'F6E6, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63206,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6988,
"address_region": "program_or_external",
"bytes": "5D006E",
"text": "MOV:I.W #H'006E, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'006E, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6991,
"address_region": "program_or_external",
"bytes": "1E00BC",
"text": "BSR loc_1C0E",
"mnemonic": "BSR",
"operands": "loc_1C0E",
"kind": "call",
"targets": [
7182
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 6994,
"address_region": "program_or_external",
"bytes": "15F6D684",
"text": "MOV:G.B @H'F6D6, R4",
"mnemonic": "MOV:G.B",
"operands": "@H'F6D6, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63190,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 6998,
"address_region": "program_or_external",
"bytes": "15F6E694",
"text": "MOV:G.B R4, @H'F6E6",
"mnemonic": "MOV:G.B",
"operands": "R4, @H'F6E6",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63206,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7002,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7003,
"address_region": "program_or_external",
"bytes": "15F6D584",
"text": "MOV:G.B @H'F6D5, R4",
"mnemonic": "MOV:G.B",
"operands": "@H'F6D5, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63189,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7007,
"address_region": "program_or_external",
"bytes": "15F6E564",
"text": "XOR.B @H'F6E5, R4",
"mnemonic": "XOR.B",
"operands": "@H'F6E5, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63205,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7011,
"address_region": "program_or_external",
"bytes": "5D005E",
"text": "MOV:I.W #H'005E, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'005E, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7014,
"address_region": "program_or_external",
"bytes": "1E00A5",
"text": "BSR loc_1C0E",
"mnemonic": "BSR",
"operands": "loc_1C0E",
"kind": "call",
"targets": [
7182
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7017,
"address_region": "program_or_external",
"bytes": "15F6D584",
"text": "MOV:G.B @H'F6D5, R4",
"mnemonic": "MOV:G.B",
"operands": "@H'F6D5, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63189,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7021,
"address_region": "program_or_external",
"bytes": "15F6E594",
"text": "MOV:G.B R4, @H'F6E5",
"mnemonic": "MOV:G.B",
"operands": "R4, @H'F6E5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63205,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7025,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7026,
"address_region": "program_or_external",
"bytes": "15F6D184",
"text": "MOV:G.B @H'F6D1, R4",
"mnemonic": "MOV:G.B",
"operands": "@H'F6D1, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63185,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7030,
"address_region": "program_or_external",
"bytes": "15F6E164",
"text": "XOR.B @H'F6E1, R4",
"mnemonic": "XOR.B",
"operands": "@H'F6E1, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63201,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7034,
"address_region": "program_or_external",
"bytes": "5D001E",
"text": "MOV:I.W #H'001E, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'001E, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7037,
"address_region": "program_or_external",
"bytes": "1E008E",
"text": "BSR loc_1C0E",
"mnemonic": "BSR",
"operands": "loc_1C0E",
"kind": "call",
"targets": [
7182
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7040,
"address_region": "program_or_external",
"bytes": "15F6D184",
"text": "MOV:G.B @H'F6D1, R4",
"mnemonic": "MOV:G.B",
"operands": "@H'F6D1, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63185,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7044,
"address_region": "program_or_external",
"bytes": "15F6E194",
"text": "MOV:G.B R4, @H'F6E1",
"mnemonic": "MOV:G.B",
"operands": "R4, @H'F6E1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63201,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7048,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7049,
"address_region": "program_or_external",
"bytes": "15F6D084",
"text": "MOV:G.B @H'F6D0, R4",
"mnemonic": "MOV:G.B",
"operands": "@H'F6D0, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63184,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7053,
"address_region": "program_or_external",
"bytes": "15F6E064",
"text": "XOR.B @H'F6E0, R4",
"mnemonic": "XOR.B",
"operands": "@H'F6E0, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63200,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7057,
"address_region": "program_or_external",
"bytes": "5D000E",
"text": "MOV:I.W #H'000E, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'000E, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7060,
"address_region": "program_or_external",
"bytes": "1E0077",
"text": "BSR loc_1C0E",
"mnemonic": "BSR",
"operands": "loc_1C0E",
"kind": "call",
"targets": [
7182
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7063,
"address_region": "program_or_external",
"bytes": "15F6D084",
"text": "MOV:G.B @H'F6D0, R4",
"mnemonic": "MOV:G.B",
"operands": "@H'F6D0, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63184,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7067,
"address_region": "program_or_external",
"bytes": "15F6E094",
"text": "MOV:G.B R4, @H'F6E0",
"mnemonic": "MOV:G.B",
"operands": "R4, @H'F6E0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63200,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7071,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7072,
"address_region": "program_or_external",
"bytes": "15F6D484",
"text": "MOV:G.B @H'F6D4, R4",
"mnemonic": "MOV:G.B",
"operands": "@H'F6D4, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63188,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7076,
"address_region": "program_or_external",
"bytes": "15F6E464",
"text": "XOR.B @H'F6E4, R4",
"mnemonic": "XOR.B",
"operands": "@H'F6E4, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63204,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7080,
"address_region": "program_or_external",
"bytes": "5D004E",
"text": "MOV:I.W #H'004E, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'004E, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7083,
"address_region": "program_or_external",
"bytes": "0E61",
"text": "BSR loc_1C0E",
"mnemonic": "BSR",
"operands": "loc_1C0E",
"kind": "call",
"targets": [
7182
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7085,
"address_region": "program_or_external",
"bytes": "15F6D484",
"text": "MOV:G.B @H'F6D4, R4",
"mnemonic": "MOV:G.B",
"operands": "@H'F6D4, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63188,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7089,
"address_region": "program_or_external",
"bytes": "15F6E494",
"text": "MOV:G.B R4, @H'F6E4",
"mnemonic": "MOV:G.B",
"operands": "R4, @H'F6E4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63204,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7093,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7094,
"address_region": "program_or_external",
"bytes": "15F6D384",
"text": "MOV:G.B @H'F6D3, R4",
"mnemonic": "MOV:G.B",
"operands": "@H'F6D3, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63187,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7098,
"address_region": "program_or_external",
"bytes": "15F6E364",
"text": "XOR.B @H'F6E3, R4",
"mnemonic": "XOR.B",
"operands": "@H'F6E3, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63203,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7102,
"address_region": "program_or_external",
"bytes": "5D003E",
"text": "MOV:I.W #H'003E, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'003E, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7105,
"address_region": "program_or_external",
"bytes": "0E4B",
"text": "BSR loc_1C0E",
"mnemonic": "BSR",
"operands": "loc_1C0E",
"kind": "call",
"targets": [
7182
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7107,
"address_region": "program_or_external",
"bytes": "15F6D384",
"text": "MOV:G.B @H'F6D3, R4",
"mnemonic": "MOV:G.B",
"operands": "@H'F6D3, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63187,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7111,
"address_region": "program_or_external",
"bytes": "15F6E394",
"text": "MOV:G.B R4, @H'F6E3",
"mnemonic": "MOV:G.B",
"operands": "R4, @H'F6E3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63203,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7115,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7116,
"address_region": "program_or_external",
"bytes": "15F6D284",
"text": "MOV:G.B @H'F6D2, R4",
"mnemonic": "MOV:G.B",
"operands": "@H'F6D2, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63186,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7120,
"address_region": "program_or_external",
"bytes": "15F6E264",
"text": "XOR.B @H'F6E2, R4",
"mnemonic": "XOR.B",
"operands": "@H'F6E2, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63202,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7124,
"address_region": "program_or_external",
"bytes": "5D002E",
"text": "MOV:I.W #H'002E, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'002E, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7127,
"address_region": "program_or_external",
"bytes": "0E35",
"text": "BSR loc_1C0E",
"mnemonic": "BSR",
"operands": "loc_1C0E",
"kind": "call",
"targets": [
7182
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7129,
"address_region": "program_or_external",
"bytes": "15F6D284",
"text": "MOV:G.B @H'F6D2, R4",
"mnemonic": "MOV:G.B",
"operands": "@H'F6D2, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63186,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7133,
"address_region": "program_or_external",
"bytes": "15F6E294",
"text": "MOV:G.B R4, @H'F6E2",
"mnemonic": "MOV:G.B",
"operands": "R4, @H'F6E2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63202,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7137,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7138,
"address_region": "program_or_external",
"bytes": "15F6DC84",
"text": "MOV:G.B @H'F6DC, R4",
"mnemonic": "MOV:G.B",
"operands": "@H'F6DC, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63196,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7142,
"address_region": "program_or_external",
"bytes": "15F6EC64",
"text": "XOR.B @H'F6EC, R4",
"mnemonic": "XOR.B",
"operands": "@H'F6EC, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63212,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7146,
"address_region": "program_or_external",
"bytes": "5D00CE",
"text": "MOV:I.W #H'00CE, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'00CE, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7149,
"address_region": "program_or_external",
"bytes": "0E1F",
"text": "BSR loc_1C0E",
"mnemonic": "BSR",
"operands": "loc_1C0E",
"kind": "call",
"targets": [
7182
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7151,
"address_region": "program_or_external",
"bytes": "15F6DC84",
"text": "MOV:G.B @H'F6DC, R4",
"mnemonic": "MOV:G.B",
"operands": "@H'F6DC, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63196,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7155,
"address_region": "program_or_external",
"bytes": "15F6EC94",
"text": "MOV:G.B R4, @H'F6EC",
"mnemonic": "MOV:G.B",
"operands": "R4, @H'F6EC",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63212,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7159,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7160,
"address_region": "program_or_external",
"bytes": "15F6DB84",
"text": "MOV:G.B @H'F6DB, R4",
"mnemonic": "MOV:G.B",
"operands": "@H'F6DB, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63195,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7164,
"address_region": "program_or_external",
"bytes": "15F6EB64",
"text": "XOR.B @H'F6EB, R4",
"mnemonic": "XOR.B",
"operands": "@H'F6EB, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63211,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7168,
"address_region": "program_or_external",
"bytes": "5D00BE",
"text": "MOV:I.W #H'00BE, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'00BE, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7171,
"address_region": "program_or_external",
"bytes": "0E09",
"text": "BSR loc_1C0E",
"mnemonic": "BSR",
"operands": "loc_1C0E",
"kind": "call",
"targets": [
7182
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7173,
"address_region": "program_or_external",
"bytes": "15F6DB84",
"text": "MOV:G.B @H'F6DB, R4",
"mnemonic": "MOV:G.B",
"operands": "@H'F6DB, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63195,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7177,
"address_region": "program_or_external",
"bytes": "15F6EB94",
"text": "MOV:G.B R4, @H'F6EB",
"mnemonic": "MOV:G.B",
"operands": "R4, @H'F6EB",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63211,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 7181,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7182,
"address_region": "program_or_external",
"bytes": "A41A",
"text": "SHLL.B R4",
"mnemonic": "SHLL.B",
"operands": "R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7184,
"address_region": "program_or_external",
"bytes": "240A",
"text": "BCC loc_1C1C",
"mnemonic": "BCC",
"operands": "loc_1C1C",
"kind": "branch",
"targets": [
7196
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7186,
"address_region": "program_or_external",
"bytes": "FD270680",
"text": "MOV:G.W @(H'2706,R5), R0",
"mnemonic": "MOV:G.W",
"operands": "@(H'2706,R5), R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7190,
"address_region": "program_or_external",
"bytes": "1230",
"text": "STM.W {R4,R5}, @-SP",
"mnemonic": "STM.W",
"operands": "{R4,R5}, @-SP",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 12,
"note": "6+3n, n=2",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7192,
"address_region": "program_or_external",
"bytes": "11D8",
"text": "JSR @R0",
"mnemonic": "JSR",
"operands": "@R0",
"kind": "call",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7194,
"address_region": "program_or_external",
"bytes": "0230",
"text": "LDM.W @SP+, {R4,R5}",
"mnemonic": "LDM.W",
"operands": "@SP+, {R4,R5}",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 14,
"note": "6+4n, n=2",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7196,
"address_region": "program_or_external",
"bytes": "A416",
"text": "TST.B R4",
"mnemonic": "TST.B",
"operands": "R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7198,
"address_region": "program_or_external",
"bytes": "2704",
"text": "BEQ loc_1C24",
"mnemonic": "BEQ",
"operands": "loc_1C24",
"kind": "branch",
"targets": [
7204
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7200,
"address_region": "program_or_external",
"bytes": "AD0D",
"text": "ADD:Q.W #-2, R5",
"mnemonic": "ADD:Q.W",
"operands": "#-2, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7202,
"address_region": "program_or_external",
"bytes": "20EA",
"text": "BRA loc_1C0E",
"mnemonic": "BRA",
"operands": "loc_1C0E",
"kind": "jump",
"targets": [
7182
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 7204,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 8487,
"address_region": "program_or_external",
"bytes": "15FB03C7",
"text": "BSET.B #7, @H'FB03",
"mnemonic": "BSET.B",
"operands": "#7, @H'FB03",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64259,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 8491,
"address_region": "program_or_external",
"bytes": "2608",
"text": "BNE loc_2135",
"mnemonic": "BNE",
"operands": "loc_2135",
"kind": "branch",
"targets": [
8501
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 8493,
"address_region": "program_or_external",
"bytes": "1DF73281",
"text": "MOV:G.W @H'F732, R1",
"mnemonic": "MOV:G.W",
"operands": "@H'F732, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63282,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 8497,
"address_region": "program_or_external",
"bytes": "1DF73491",
"text": "MOV:G.W R1, @H'F734",
"mnemonic": "MOV:G.W",
"operands": "R1, @H'F734",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63284,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 8501,
"address_region": "program_or_external",
"bytes": "1DF732071C03",
"text": "MOV:G.W #H'1C03, @H'F732",
"mnemonic": "MOV:G.W",
"operands": "#H'1C03, @H'F732",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63282,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 8507,
"address_region": "program_or_external",
"bytes": "15FB020614",
"text": "MOV:G.B #H'14, @H'FB02",
"mnemonic": "MOV:G.B",
"operands": "#H'14, @H'FB02",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64258,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 8512,
"address_region": "program_or_external",
"bytes": "1E27B7",
"text": "BSR loc_48FA",
"mnemonic": "BSR",
"operands": "loc_48FA",
"kind": "call",
"targets": [
18682
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 8515,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9808,
"address_region": "program_or_external",
"bytes": "15F6F6D5",
"text": "BCLR.B #5, @H'F6F6",
"mnemonic": "BCLR.B",
"operands": "#5, @H'F6F6",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63222,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 9812,
"address_region": "program_or_external",
"bytes": "370068",
"text": "BEQ loc_26BF",
"mnemonic": "BEQ",
"operands": "loc_26BF",
"kind": "branch",
"targets": [
9919
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9815,
"address_region": "program_or_external",
"bytes": "1DE12480",
"text": "MOV:G.W @H'E124, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'E124, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 57636,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 9819,
"address_region": "program_or_external",
"bytes": "A81A",
"text": "SHLL.W R0",
"mnemonic": "SHLL.W",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9821,
"address_region": "program_or_external",
"bytes": "A010",
"text": "SWAP.B R0",
"mnemonic": "SWAP.B",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9823,
"address_region": "program_or_external",
"bytes": "15F6F6F6",
"text": "BTST.B #6, @H'F6F6",
"mnemonic": "BTST.B",
"operands": "#6, @H'F6F6",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63222,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 9827,
"address_region": "program_or_external",
"bytes": "2608",
"text": "BNE loc_266D",
"mnemonic": "BNE",
"operands": "loc_266D",
"kind": "branch",
"targets": [
9837
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9829,
"address_region": "program_or_external",
"bytes": "A008",
"text": "ADD:Q.B #1, R0",
"mnemonic": "ADD:Q.B",
"operands": "#1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9831,
"address_region": "program_or_external",
"bytes": "241A",
"text": "BCC loc_2683",
"mnemonic": "BCC",
"operands": "loc_2683",
"kind": "branch",
"targets": [
9859
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9833,
"address_region": "program_or_external",
"bytes": "50FF",
"text": "MOV:E.B #H'FF, R0",
"mnemonic": "MOV:E.B",
"operands": "#H'FF, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9835,
"address_region": "program_or_external",
"bytes": "2016",
"text": "BRA loc_2683",
"mnemonic": "BRA",
"operands": "loc_2683",
"kind": "jump",
"targets": [
9859
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9837,
"address_region": "program_or_external",
"bytes": "A00C",
"text": "ADD:Q.B #-1, R0",
"mnemonic": "ADD:Q.B",
"operands": "#-1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9839,
"address_region": "program_or_external",
"bytes": "1DE004FD",
"text": "BTST.W #13, @H'E004",
"mnemonic": "BTST.W",
"operands": "#13, @H'E004",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 57348,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 9843,
"address_region": "program_or_external",
"bytes": "2608",
"text": "BNE loc_267D",
"mnemonic": "BNE",
"operands": "loc_267D",
"kind": "branch",
"targets": [
9853
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9845,
"address_region": "program_or_external",
"bytes": "4049",
"text": "CMP:E #H'49, R0",
"mnemonic": "CMP:E",
"operands": "#H'49, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9847,
"address_region": "program_or_external",
"bytes": "240A",
"text": "BCC loc_2683",
"mnemonic": "BCC",
"operands": "loc_2683",
"kind": "branch",
"targets": [
9859
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9849,
"address_region": "program_or_external",
"bytes": "5049",
"text": "MOV:E.B #H'49, R0",
"mnemonic": "MOV:E.B",
"operands": "#H'49, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9851,
"address_region": "program_or_external",
"bytes": "2006",
"text": "BRA loc_2683",
"mnemonic": "BRA",
"operands": "loc_2683",
"kind": "jump",
"targets": [
9859
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9853,
"address_region": "program_or_external",
"bytes": "4016",
"text": "CMP:E #H'16, R0",
"mnemonic": "CMP:E",
"operands": "#H'16, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9855,
"address_region": "program_or_external",
"bytes": "2402",
"text": "BCC loc_2683",
"mnemonic": "BCC",
"operands": "loc_2683",
"kind": "branch",
"targets": [
9859
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9857,
"address_region": "program_or_external",
"bytes": "5016",
"text": "MOV:E.B #H'16, R0",
"mnemonic": "MOV:E.B",
"operands": "#H'16, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9859,
"address_region": "program_or_external",
"bytes": "A012",
"text": "EXTU.B R0",
"mnemonic": "EXTU.B",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9861,
"address_region": "program_or_external",
"bytes": "A010",
"text": "SWAP.B R0",
"mnemonic": "SWAP.B",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9863,
"address_region": "program_or_external",
"bytes": "A81B",
"text": "SHLR.W R0",
"mnemonic": "SHLR.W",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9865,
"address_region": "program_or_external",
"bytes": "A8CF",
"text": "BSET.W #15, R0",
"mnemonic": "BSET.W",
"operands": "#15, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9867,
"address_region": "program_or_external",
"bytes": "1DE12470",
"text": "CMP:G.W @H'E124, R0",
"mnemonic": "CMP:G.W",
"operands": "@H'E124, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 57636,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 9871,
"address_region": "program_or_external",
"bytes": "272E",
"text": "BEQ loc_26BF",
"mnemonic": "BEQ",
"operands": "loc_26BF",
"kind": "branch",
"targets": [
9919
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9873,
"address_region": "program_or_external",
"bytes": "1DE92490",
"text": "MOV:G.W R0, @H'E924",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'E924",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 59684,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 9877,
"address_region": "program_or_external",
"bytes": "5280",
"text": "MOV:E.B #H'80, R2",
"mnemonic": "MOV:E.B",
"operands": "#H'80, R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9879,
"address_region": "program_or_external",
"bytes": "5B0092",
"text": "MOV:I.W #H'0092, R3",
"mnemonic": "MOV:I.W",
"operands": "#H'0092, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9882,
"address_region": "program_or_external",
"bytes": "15F791F7",
"text": "BTST.B #7, @H'F791",
"mnemonic": "BTST.B",
"operands": "#7, @H'F791",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63377,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 9886,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_26A8",
"mnemonic": "BEQ",
"operands": "loc_26A8",
"kind": "branch",
"targets": [
9896
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9888,
"address_region": "program_or_external",
"bytes": "15F404F4",
"text": "BTST.B #4, @H'F404",
"mnemonic": "BTST.B",
"operands": "#4, @H'F404",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 62468,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 9892,
"address_region": "program_or_external",
"bytes": "2702",
"text": "BEQ loc_26A8",
"mnemonic": "BEQ",
"operands": "loc_26A8",
"kind": "branch",
"targets": [
9896
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9894,
"address_region": "program_or_external",
"bytes": "ABCE",
"text": "BSET.W #14, R3",
"mnemonic": "BSET.W",
"operands": "#14, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9896,
"address_region": "program_or_external",
"bytes": "1E17A9",
"text": "BSR loc_3E54",
"mnemonic": "BSR",
"operands": "loc_3E54",
"kind": "call",
"targets": [
15956
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9899,
"address_region": "program_or_external",
"bytes": "15F6F6C0",
"text": "BSET.B #0, @H'F6F6",
"mnemonic": "BSET.B",
"operands": "#0, @H'F6F6",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63222,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 9903,
"address_region": "program_or_external",
"bytes": "2608",
"text": "BNE loc_26B9",
"mnemonic": "BNE",
"operands": "loc_26B9",
"kind": "branch",
"targets": [
9913
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9905,
"address_region": "program_or_external",
"bytes": "1DF6F40707D0",
"text": "MOV:G.W #H'07D0, @H'F6F4",
"mnemonic": "MOV:G.W",
"operands": "#H'07D0, @H'F6F4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63220,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 9911,
"address_region": "program_or_external",
"bytes": "2006",
"text": "BRA loc_26BF",
"mnemonic": "BRA",
"operands": "loc_26BF",
"kind": "jump",
"targets": [
9919
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 9913,
"address_region": "program_or_external",
"bytes": "1DF6F40700C8",
"text": "MOV:G.W #H'00C8, @H'F6F4",
"mnemonic": "MOV:G.W",
"operands": "#H'00C8, @H'F6F4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63220,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 9919,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10246,
"address_region": "program_or_external",
"bytes": "15F9B981",
"text": "MOV:G.B @H'F9B9, R1",
"mnemonic": "MOV:G.B",
"operands": "@H'F9B9, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63929,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 10250,
"address_region": "program_or_external",
"bytes": "A112",
"text": "EXTU.B R1",
"mnemonic": "EXTU.B",
"operands": "R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10252,
"address_region": "program_or_external",
"bytes": "15F9B471",
"text": "CMP:G.B @H'F9B4, R1",
"mnemonic": "CMP:G.B",
"operands": "@H'F9B4, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63924,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 10256,
"address_region": "program_or_external",
"bytes": "2603",
"text": "BNE loc_2815",
"mnemonic": "BNE",
"operands": "loc_2815",
"kind": "branch",
"targets": [
10261
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10258,
"address_region": "program_or_external",
"bytes": "300491",
"text": "BRA loc_2CA6",
"mnemonic": "BRA",
"operands": "loc_2CA6",
"kind": "jump",
"targets": [
11430
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10261,
"address_region": "program_or_external",
"bytes": "A980",
"text": "MOV:G.W R1, R0",
"mnemonic": "MOV:G.W",
"operands": "R1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10263,
"address_region": "program_or_external",
"bytes": "A81A",
"text": "SHLL.W R0",
"mnemonic": "SHLL.W",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10265,
"address_region": "program_or_external",
"bytes": "F8F97080",
"text": "MOV:G.W @(-H'0690,R0), R0",
"mnemonic": "MOV:G.W",
"operands": "@(-H'0690,R0), R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10269,
"address_region": "program_or_external",
"bytes": "A108",
"text": "ADD:Q.B #1, R1",
"mnemonic": "ADD:Q.B",
"operands": "#1, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10271,
"address_region": "program_or_external",
"bytes": "041F51",
"text": "AND.B #H'1F, R1",
"mnemonic": "AND.B",
"operands": "#H'1F, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10274,
"address_region": "program_or_external",
"bytes": "15F9B991",
"text": "MOV:G.B R1, @H'F9B9",
"mnemonic": "MOV:G.B",
"operands": "R1, @H'F9B9",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63929,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 10278,
"address_region": "program_or_external",
"bytes": "0C01FF50",
"text": "AND.W #H'01FF, R0",
"mnemonic": "AND.W",
"operands": "#H'01FF, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10282,
"address_region": "program_or_external",
"bytes": "A885",
"text": "MOV:G.W R0, R5",
"mnemonic": "MOV:G.W",
"operands": "R0, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10284,
"address_region": "program_or_external",
"bytes": "1E39D7",
"text": "BSR loc_6206",
"mnemonic": "BSR",
"operands": "loc_6206",
"kind": "call",
"targets": [
25094
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10287,
"address_region": "program_or_external",
"bytes": "A884",
"text": "MOV:G.W R0, R4",
"mnemonic": "MOV:G.W",
"operands": "R0, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10289,
"address_region": "program_or_external",
"bytes": "AC1A",
"text": "SHLL.W R4",
"mnemonic": "SHLL.W",
"operands": "R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10291,
"address_region": "program_or_external",
"bytes": "A816",
"text": "TST.W R0",
"mnemonic": "TST.W",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10293,
"address_region": "program_or_external",
"bytes": "2768",
"text": "BEQ loc_289F",
"mnemonic": "BEQ",
"operands": "loc_289F",
"kind": "branch",
"targets": [
10399
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10295,
"address_region": "program_or_external",
"bytes": "1DF73681",
"text": "MOV:G.W @H'F736, R1",
"mnemonic": "MOV:G.W",
"operands": "@H'F736, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63286,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 10299,
"address_region": "program_or_external",
"bytes": "0C01FF51",
"text": "AND.W #H'01FF, R1",
"mnemonic": "AND.W",
"operands": "#H'01FF, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10303,
"address_region": "program_or_external",
"bytes": "A970",
"text": "CMP:G.W R1, R0",
"mnemonic": "CMP:G.W",
"operands": "R1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10305,
"address_region": "program_or_external",
"bytes": "370467",
"text": "BEQ loc_2CAB",
"mnemonic": "BEQ",
"operands": "loc_2CAB",
"kind": "branch",
"targets": [
11435
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10308,
"address_region": "program_or_external",
"bytes": "1DF73881",
"text": "MOV:G.W @H'F738, R1",
"mnemonic": "MOV:G.W",
"operands": "@H'F738, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63288,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 10312,
"address_region": "program_or_external",
"bytes": "0C01FF51",
"text": "AND.W #H'01FF, R1",
"mnemonic": "AND.W",
"operands": "#H'01FF, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10316,
"address_region": "program_or_external",
"bytes": "A970",
"text": "CMP:G.W R1, R0",
"mnemonic": "CMP:G.W",
"operands": "R1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10318,
"address_region": "program_or_external",
"bytes": "37045A",
"text": "BEQ loc_2CAB",
"mnemonic": "BEQ",
"operands": "loc_2CAB",
"kind": "branch",
"targets": [
11435
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10321,
"address_region": "program_or_external",
"bytes": "1DF73A81",
"text": "MOV:G.W @H'F73A, R1",
"mnemonic": "MOV:G.W",
"operands": "@H'F73A, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63290,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 10325,
"address_region": "program_or_external",
"bytes": "0C01FF51",
"text": "AND.W #H'01FF, R1",
"mnemonic": "AND.W",
"operands": "#H'01FF, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10329,
"address_region": "program_or_external",
"bytes": "A970",
"text": "CMP:G.W R1, R0",
"mnemonic": "CMP:G.W",
"operands": "R1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10331,
"address_region": "program_or_external",
"bytes": "37044D",
"text": "BEQ loc_2CAB",
"mnemonic": "BEQ",
"operands": "loc_2CAB",
"kind": "branch",
"targets": [
11435
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10334,
"address_region": "program_or_external",
"bytes": "1DF73C81",
"text": "MOV:G.W @H'F73C, R1",
"mnemonic": "MOV:G.W",
"operands": "@H'F73C, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63292,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 10338,
"address_region": "program_or_external",
"bytes": "0C01FF51",
"text": "AND.W #H'01FF, R1",
"mnemonic": "AND.W",
"operands": "#H'01FF, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10342,
"address_region": "program_or_external",
"bytes": "A970",
"text": "CMP:G.W R1, R0",
"mnemonic": "CMP:G.W",
"operands": "R1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10344,
"address_region": "program_or_external",
"bytes": "370440",
"text": "BEQ loc_2CAB",
"mnemonic": "BEQ",
"operands": "loc_2CAB",
"kind": "branch",
"targets": [
11435
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10347,
"address_region": "program_or_external",
"bytes": "1DF73E81",
"text": "MOV:G.W @H'F73E, R1",
"mnemonic": "MOV:G.W",
"operands": "@H'F73E, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63294,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 10351,
"address_region": "program_or_external",
"bytes": "0C01FF51",
"text": "AND.W #H'01FF, R1",
"mnemonic": "AND.W",
"operands": "#H'01FF, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10355,
"address_region": "program_or_external",
"bytes": "A970",
"text": "CMP:G.W R1, R0",
"mnemonic": "CMP:G.W",
"operands": "R1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10357,
"address_region": "program_or_external",
"bytes": "370433",
"text": "BEQ loc_2CAB",
"mnemonic": "BEQ",
"operands": "loc_2CAB",
"kind": "branch",
"targets": [
11435
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10360,
"address_region": "program_or_external",
"bytes": "1DF74081",
"text": "MOV:G.W @H'F740, R1",
"mnemonic": "MOV:G.W",
"operands": "@H'F740, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63296,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 10364,
"address_region": "program_or_external",
"bytes": "0C01FF51",
"text": "AND.W #H'01FF, R1",
"mnemonic": "AND.W",
"operands": "#H'01FF, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10368,
"address_region": "program_or_external",
"bytes": "A970",
"text": "CMP:G.W R1, R0",
"mnemonic": "CMP:G.W",
"operands": "R1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10370,
"address_region": "program_or_external",
"bytes": "370426",
"text": "BEQ loc_2CAB",
"mnemonic": "BEQ",
"operands": "loc_2CAB",
"kind": "branch",
"targets": [
11435
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10373,
"address_region": "program_or_external",
"bytes": "1DF74281",
"text": "MOV:G.W @H'F742, R1",
"mnemonic": "MOV:G.W",
"operands": "@H'F742, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63298,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 10377,
"address_region": "program_or_external",
"bytes": "0C01FF51",
"text": "AND.W #H'01FF, R1",
"mnemonic": "AND.W",
"operands": "#H'01FF, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10381,
"address_region": "program_or_external",
"bytes": "A970",
"text": "CMP:G.W R1, R0",
"mnemonic": "CMP:G.W",
"operands": "R1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10383,
"address_region": "program_or_external",
"bytes": "370419",
"text": "BEQ loc_2CAB",
"mnemonic": "BEQ",
"operands": "loc_2CAB",
"kind": "branch",
"targets": [
11435
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10386,
"address_region": "program_or_external",
"bytes": "1DF75481",
"text": "MOV:G.W @H'F754, R1",
"mnemonic": "MOV:G.W",
"operands": "@H'F754, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63316,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 10390,
"address_region": "program_or_external",
"bytes": "0C01FF51",
"text": "AND.W #H'01FF, R1",
"mnemonic": "AND.W",
"operands": "#H'01FF, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10394,
"address_region": "program_or_external",
"bytes": "A970",
"text": "CMP:G.W R1, R0",
"mnemonic": "CMP:G.W",
"operands": "R1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10396,
"address_region": "program_or_external",
"bytes": "37040C",
"text": "BEQ loc_2CAB",
"mnemonic": "BEQ",
"operands": "loc_2CAB",
"kind": "branch",
"targets": [
11435
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10399,
"address_region": "program_or_external",
"bytes": "FC28A681",
"text": "MOV:G.W @(H'28A6,R4), R1",
"mnemonic": "MOV:G.W",
"operands": "@(H'28A6,R4), R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 10403,
"address_region": "program_or_external",
"bytes": "11D1",
"text": "JMP @R1",
"mnemonic": "JMP",
"operands": "@R1",
"kind": "jump",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 11430,
"address_region": "program_or_external",
"bytes": "15F769D7",
"text": "BCLR.B #7, @H'F769",
"mnemonic": "BCLR.B",
"operands": "#7, @H'F769",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63337,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 11434,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 11435,
"address_region": "program_or_external",
"bytes": "1231",
"text": "STM.W {R0,R4,R5}, @-SP",
"mnemonic": "STM.W",
"operands": "{R0,R4,R5}, @-SP",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 15,
"note": "6+3n, n=3",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 11437,
"address_region": "program_or_external",
"bytes": "1E1C4A",
"text": "BSR loc_48FA",
"mnemonic": "BSR",
"operands": "loc_48FA",
"kind": "call",
"targets": [
18682
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 11440,
"address_region": "program_or_external",
"bytes": "0231",
"text": "LDM.W @SP+, {R0,R4,R5}",
"mnemonic": "LDM.W",
"operands": "@SP+, {R0,R4,R5}",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 18,
"note": "6+4n, n=3",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 11442,
"address_region": "program_or_external",
"bytes": "15F769C7",
"text": "BSET.B #7, @H'F769",
"mnemonic": "BSET.B",
"operands": "#7, @H'F769",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63337,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 11446,
"address_region": "program_or_external",
"bytes": "30FBE6",
"text": "BRA loc_289F",
"mnemonic": "BRA",
"operands": "loc_289F",
"kind": "jump",
"targets": [
10399
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14640,
"address_region": "program_or_external",
"bytes": "580007",
"text": "MOV:I.W #H'0007, R0",
"mnemonic": "MOV:I.W",
"operands": "#H'0007, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14643,
"address_region": "program_or_external",
"bytes": "15FE8E78",
"text": "BTST.B R0, @P7DR",
"mnemonic": "BTST.B",
"operands": "R0, @P7DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65166,
"name": "P7DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "",
"valid": true
},
{
"address": 14647,
"address_region": "program_or_external",
"bytes": "270A",
"text": "BEQ loc_3943",
"mnemonic": "BEQ",
"operands": "loc_3943",
"kind": "branch",
"targets": [
14659
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14649,
"address_region": "program_or_external",
"bytes": "F0F6801A",
"text": "SHLL.B @(-H'0980,R0)",
"mnemonic": "SHLL.B",
"operands": "@(-H'0980,R0)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14653,
"address_region": "program_or_external",
"bytes": "F0F680C0",
"text": "BSET.B #0, @(-H'0980,R0)",
"mnemonic": "BSET.B",
"operands": "#0, @(-H'0980,R0)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14657,
"address_region": "program_or_external",
"bytes": "2004",
"text": "BRA loc_3947",
"mnemonic": "BRA",
"operands": "loc_3947",
"kind": "jump",
"targets": [
14663
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14659,
"address_region": "program_or_external",
"bytes": "F0F6801A",
"text": "SHLL.B @(-H'0980,R0)",
"mnemonic": "SHLL.B",
"operands": "@(-H'0980,R0)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14663,
"address_region": "program_or_external",
"bytes": "F0F68004FF",
"text": "CMP:G.B #H'FF, @(-H'0980,R0)",
"mnemonic": "CMP:G.B",
"operands": "#H'FF, @(-H'0980,R0)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14668,
"address_region": "program_or_external",
"bytes": "2606",
"text": "BNE loc_3954",
"mnemonic": "BNE",
"operands": "loc_3954",
"kind": "branch",
"targets": [
14676
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14670,
"address_region": "program_or_external",
"bytes": "15F68848",
"text": "BSET.B R0, @H'F688",
"mnemonic": "BSET.B",
"operands": "R0, @H'F688",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63112,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14674,
"address_region": "program_or_external",
"bytes": "200B",
"text": "BRA loc_395F",
"mnemonic": "BRA",
"operands": "loc_395F",
"kind": "jump",
"targets": [
14687
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14676,
"address_region": "program_or_external",
"bytes": "F0F6800400",
"text": "CMP:G.B #H'00, @(-H'0980,R0)",
"mnemonic": "CMP:G.B",
"operands": "#H'00, @(-H'0980,R0)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14681,
"address_region": "program_or_external",
"bytes": "2604",
"text": "BNE loc_395F",
"mnemonic": "BNE",
"operands": "loc_395F",
"kind": "branch",
"targets": [
14687
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14683,
"address_region": "program_or_external",
"bytes": "15F68858",
"text": "BCLR.B R0, @H'F688",
"mnemonic": "BCLR.B",
"operands": "R0, @H'F688",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63112,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14687,
"address_region": "program_or_external",
"bytes": "01B8D1",
"text": "SCB/F R0, loc_3933",
"mnemonic": "SCB/F",
"operands": "R0, loc_3933",
"kind": "branch",
"targets": [
14643
],
"cycles": {
"false": 3,
"count_minus_1": 4,
"taken": 9,
"base_taken": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14690,
"address_region": "program_or_external",
"bytes": "15F72208",
"text": "ADD:Q.B #1, @H'F722",
"mnemonic": "ADD:Q.B",
"operands": "#1, @H'F722",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63266,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14694,
"address_region": "program_or_external",
"bytes": "15F722043C",
"text": "CMP:G.B #H'3C, @H'F722",
"mnemonic": "CMP:G.B",
"operands": "#H'3C, @H'F722",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63266,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14699,
"address_region": "program_or_external",
"bytes": "270F",
"text": "BEQ loc_397C",
"mnemonic": "BEQ",
"operands": "loc_397C",
"kind": "branch",
"targets": [
14716
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14701,
"address_region": "program_or_external",
"bytes": "15F7220478",
"text": "CMP:G.B #H'78, @H'F722",
"mnemonic": "CMP:G.B",
"operands": "#H'78, @H'F722",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63266,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14706,
"address_region": "program_or_external",
"bytes": "270B",
"text": "BEQ loc_397F",
"mnemonic": "BEQ",
"operands": "loc_397F",
"kind": "branch",
"targets": [
14719
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14708,
"address_region": "program_or_external",
"bytes": "15F72204B4",
"text": "CMP:G.B #H'B4, @H'F722",
"mnemonic": "CMP:G.B",
"operands": "#H'B4, @H'F722",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63266,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14713,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3983",
"mnemonic": "BEQ",
"operands": "loc_3983",
"kind": "branch",
"targets": [
14723
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14715,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14716,
"address_region": "program_or_external",
"bytes": "0E17",
"text": "BSR loc_3995",
"mnemonic": "BSR",
"operands": "loc_3995",
"kind": "call",
"targets": [
14741
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14718,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14719,
"address_region": "program_or_external",
"bytes": "1E00AC",
"text": "BSR loc_3A2E",
"mnemonic": "BSR",
"operands": "loc_3A2E",
"kind": "call",
"targets": [
14894
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14722,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14723,
"address_region": "program_or_external",
"bytes": "0E05",
"text": "BSR loc_398A",
"mnemonic": "BSR",
"operands": "loc_398A",
"kind": "call",
"targets": [
14730
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14725,
"address_region": "program_or_external",
"bytes": "15F72213",
"text": "CLR.B @H'F722",
"mnemonic": "CLR.B",
"operands": "@H'F722",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63266,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14729,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14730,
"address_region": "program_or_external",
"bytes": "15FEE8F7",
"text": "BTST.B #7, @ADCSR",
"mnemonic": "BTST.B",
"operands": "#7, @ADCSR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65256,
"name": "ADCSR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "",
"valid": true
},
{
"address": 14734,
"address_region": "program_or_external",
"bytes": "2604",
"text": "BNE loc_3994",
"mnemonic": "BNE",
"operands": "loc_3994",
"kind": "branch",
"targets": [
14740
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14736,
"address_region": "program_or_external",
"bytes": "15FEE8C5",
"text": "BSET.B #5, @ADCSR",
"mnemonic": "BSET.B",
"operands": "#5, @ADCSR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65256,
"name": "ADCSR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set ADST (bit 5) of ADCSR",
"valid": true
},
{
"address": 14740,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14741,
"address_region": "program_or_external",
"bytes": "15F72016",
"text": "TST.B @H'F720",
"mnemonic": "TST.B",
"operands": "@H'F720",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63264,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14745,
"address_region": "program_or_external",
"bytes": "360091",
"text": "BNE loc_3A2D",
"mnemonic": "BNE",
"operands": "loc_3A2D",
"kind": "branch",
"targets": [
14893
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14748,
"address_region": "program_or_external",
"bytes": "15F10106A0",
"text": "MOV:G.B #H'A0, @H'F101",
"mnemonic": "MOV:G.B",
"operands": "#H'A0, @H'F101",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61697,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 14753,
"address_region": "program_or_external",
"bytes": "15F100F1",
"text": "BTST.B #1, @H'F100",
"mnemonic": "BTST.B",
"operands": "#1, @H'F100",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61696,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 14757,
"address_region": "program_or_external",
"bytes": "370085",
"text": "BEQ loc_3A2D",
"mnemonic": "BEQ",
"operands": "loc_3A2D",
"kind": "branch",
"targets": [
14893
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14760,
"address_region": "program_or_external",
"bytes": "15F71B80",
"text": "MOV:G.B @H'F71B, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F71B, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63259,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14764,
"address_region": "program_or_external",
"bytes": "15F72340",
"text": "OR.B @H'F723, R0",
"mnemonic": "OR.B",
"operands": "@H'F723, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63267,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14768,
"address_region": "program_or_external",
"bytes": "15F71350",
"text": "AND.B @H'F713, R0",
"mnemonic": "AND.B",
"operands": "@H'F713, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63251,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14772,
"address_region": "program_or_external",
"bytes": "15F10290",
"text": "MOV:G.B R0, @H'F102",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F102",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61698,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 14776,
"address_region": "program_or_external",
"bytes": "15F71A80",
"text": "MOV:G.B @H'F71A, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F71A, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63258,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14780,
"address_region": "program_or_external",
"bytes": "15F72340",
"text": "OR.B @H'F723, R0",
"mnemonic": "OR.B",
"operands": "@H'F723, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63267,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14784,
"address_region": "program_or_external",
"bytes": "15F71250",
"text": "AND.B @H'F712, R0",
"mnemonic": "AND.B",
"operands": "@H'F712, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63250,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14788,
"address_region": "program_or_external",
"bytes": "15F10390",
"text": "MOV:G.B R0, @H'F103",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F103",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61699,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 14792,
"address_region": "program_or_external",
"bytes": "15F71980",
"text": "MOV:G.B @H'F719, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F719, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63257,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14796,
"address_region": "program_or_external",
"bytes": "15F72340",
"text": "OR.B @H'F723, R0",
"mnemonic": "OR.B",
"operands": "@H'F723, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63267,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14800,
"address_region": "program_or_external",
"bytes": "15F71150",
"text": "AND.B @H'F711, R0",
"mnemonic": "AND.B",
"operands": "@H'F711, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63249,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14804,
"address_region": "program_or_external",
"bytes": "15F10490",
"text": "MOV:G.B R0, @H'F104",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F104",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61700,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 14808,
"address_region": "program_or_external",
"bytes": "15F71880",
"text": "MOV:G.B @H'F718, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F718, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63256,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14812,
"address_region": "program_or_external",
"bytes": "15F72340",
"text": "OR.B @H'F723, R0",
"mnemonic": "OR.B",
"operands": "@H'F723, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63267,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14816,
"address_region": "program_or_external",
"bytes": "15F71050",
"text": "AND.B @H'F710, R0",
"mnemonic": "AND.B",
"operands": "@H'F710, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63248,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14820,
"address_region": "program_or_external",
"bytes": "15F10590",
"text": "MOV:G.B R0, @H'F105",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F105",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61701,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 14824,
"address_region": "program_or_external",
"bytes": "15F70280",
"text": "MOV:G.B @H'F702, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F702, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63234,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14828,
"address_region": "program_or_external",
"bytes": "15F10990",
"text": "MOV:G.B R0, @H'F109",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F109",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61705,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 14832,
"address_region": "program_or_external",
"bytes": "15F70380",
"text": "MOV:G.B @H'F703, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F703, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63235,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14836,
"address_region": "program_or_external",
"bytes": "15F10A90",
"text": "MOV:G.B R0, @H'F10A",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F10A",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61706,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 14840,
"address_region": "program_or_external",
"bytes": "15F70480",
"text": "MOV:G.B @H'F704, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F704, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63236,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14844,
"address_region": "program_or_external",
"bytes": "15F10B90",
"text": "MOV:G.B R0, @H'F10B",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F10B",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61707,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 14848,
"address_region": "program_or_external",
"bytes": "15F70580",
"text": "MOV:G.B @H'F705, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F705, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63237,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14852,
"address_region": "program_or_external",
"bytes": "15F10C90",
"text": "MOV:G.B R0, @H'F10C",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F10C",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61708,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 14856,
"address_region": "program_or_external",
"bytes": "15F70080",
"text": "MOV:G.B @H'F700, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F700, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63232,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14860,
"address_region": "program_or_external",
"bytes": "15F10D90",
"text": "MOV:G.B R0, @H'F10D",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F10D",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61709,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 14864,
"address_region": "program_or_external",
"bytes": "15F70180",
"text": "MOV:G.B @H'F701, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F701, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63233,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14868,
"address_region": "program_or_external",
"bytes": "15F10E90",
"text": "MOV:G.B R0, @H'F10E",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F10E",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61710,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 14872,
"address_region": "program_or_external",
"bytes": "15FE8E80",
"text": "MOV:G.B @P7DR, R0",
"mnemonic": "MOV:G.B",
"operands": "@P7DR, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65166,
"name": "P7DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "",
"valid": true
},
{
"address": 14876,
"address_region": "program_or_external",
"bytes": "A015",
"text": "NOT.B R0",
"mnemonic": "NOT.B",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14878,
"address_region": "program_or_external",
"bytes": "040350",
"text": "AND.B #H'03, R0",
"mnemonic": "AND.B",
"operands": "#H'03, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14881,
"address_region": "program_or_external",
"bytes": "04A040",
"text": "OR.B #H'A0, R0",
"mnemonic": "OR.B",
"operands": "#H'A0, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14884,
"address_region": "program_or_external",
"bytes": "15F10F90",
"text": "MOV:G.B R0, @H'F10F",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F10F",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61711,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 14888,
"address_region": "program_or_external",
"bytes": "15F7200603",
"text": "MOV:G.B #H'03, @H'F720",
"mnemonic": "MOV:G.B",
"operands": "#H'03, @H'F720",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63264,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14893,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14894,
"address_region": "program_or_external",
"bytes": "15F72116",
"text": "TST.B @H'F721",
"mnemonic": "TST.B",
"operands": "@H'F721",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63265,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14898,
"address_region": "program_or_external",
"bytes": "360091",
"text": "BNE loc_3AC6",
"mnemonic": "BNE",
"operands": "loc_3AC6",
"kind": "branch",
"targets": [
15046
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14901,
"address_region": "program_or_external",
"bytes": "15F00106A0",
"text": "MOV:G.B #H'A0, @H'F001",
"mnemonic": "MOV:G.B",
"operands": "#H'A0, @H'F001",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61441,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 14906,
"address_region": "program_or_external",
"bytes": "15F000F1",
"text": "BTST.B #1, @H'F000",
"mnemonic": "BTST.B",
"operands": "#1, @H'F000",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61440,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 14910,
"address_region": "program_or_external",
"bytes": "370085",
"text": "BEQ loc_3AC6",
"mnemonic": "BEQ",
"operands": "loc_3AC6",
"kind": "branch",
"targets": [
15046
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 14913,
"address_region": "program_or_external",
"bytes": "15F71F80",
"text": "MOV:G.B @H'F71F, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F71F, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63263,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14917,
"address_region": "program_or_external",
"bytes": "15F72340",
"text": "OR.B @H'F723, R0",
"mnemonic": "OR.B",
"operands": "@H'F723, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63267,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14921,
"address_region": "program_or_external",
"bytes": "15F71750",
"text": "AND.B @H'F717, R0",
"mnemonic": "AND.B",
"operands": "@H'F717, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63255,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14925,
"address_region": "program_or_external",
"bytes": "15F00290",
"text": "MOV:G.B R0, @H'F002",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F002",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61442,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 14929,
"address_region": "program_or_external",
"bytes": "15F71E80",
"text": "MOV:G.B @H'F71E, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F71E, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63262,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14933,
"address_region": "program_or_external",
"bytes": "15F72340",
"text": "OR.B @H'F723, R0",
"mnemonic": "OR.B",
"operands": "@H'F723, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63267,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14937,
"address_region": "program_or_external",
"bytes": "15F71650",
"text": "AND.B @H'F716, R0",
"mnemonic": "AND.B",
"operands": "@H'F716, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63254,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14941,
"address_region": "program_or_external",
"bytes": "15F00390",
"text": "MOV:G.B R0, @H'F003",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F003",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61443,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 14945,
"address_region": "program_or_external",
"bytes": "15F71D80",
"text": "MOV:G.B @H'F71D, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F71D, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63261,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14949,
"address_region": "program_or_external",
"bytes": "15F72340",
"text": "OR.B @H'F723, R0",
"mnemonic": "OR.B",
"operands": "@H'F723, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63267,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14953,
"address_region": "program_or_external",
"bytes": "15F71550",
"text": "AND.B @H'F715, R0",
"mnemonic": "AND.B",
"operands": "@H'F715, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63253,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14957,
"address_region": "program_or_external",
"bytes": "15F00490",
"text": "MOV:G.B R0, @H'F004",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F004",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61444,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 14961,
"address_region": "program_or_external",
"bytes": "15F71C80",
"text": "MOV:G.B @H'F71C, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F71C, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63260,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14965,
"address_region": "program_or_external",
"bytes": "15F72340",
"text": "OR.B @H'F723, R0",
"mnemonic": "OR.B",
"operands": "@H'F723, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63267,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14969,
"address_region": "program_or_external",
"bytes": "15F71450",
"text": "AND.B @H'F714, R0",
"mnemonic": "AND.B",
"operands": "@H'F714, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63252,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14973,
"address_region": "program_or_external",
"bytes": "15F00590",
"text": "MOV:G.B R0, @H'F005",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F005",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61445,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 14977,
"address_region": "program_or_external",
"bytes": "15F70880",
"text": "MOV:G.B @H'F708, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F708, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63240,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14981,
"address_region": "program_or_external",
"bytes": "15F00990",
"text": "MOV:G.B R0, @H'F009",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F009",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61449,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 14985,
"address_region": "program_or_external",
"bytes": "15F70980",
"text": "MOV:G.B @H'F709, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F709, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63241,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14989,
"address_region": "program_or_external",
"bytes": "15F00A90",
"text": "MOV:G.B R0, @H'F00A",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F00A",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61450,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 14993,
"address_region": "program_or_external",
"bytes": "15F70A80",
"text": "MOV:G.B @H'F70A, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F70A, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63242,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 14997,
"address_region": "program_or_external",
"bytes": "15F00B90",
"text": "MOV:G.B R0, @H'F00B",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F00B",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61451,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15001,
"address_region": "program_or_external",
"bytes": "15F70B80",
"text": "MOV:G.B @H'F70B, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F70B, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63243,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15005,
"address_region": "program_or_external",
"bytes": "15F00C90",
"text": "MOV:G.B R0, @H'F00C",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F00C",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61452,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15009,
"address_region": "program_or_external",
"bytes": "15F70680",
"text": "MOV:G.B @H'F706, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F706, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63238,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15013,
"address_region": "program_or_external",
"bytes": "15F00D90",
"text": "MOV:G.B R0, @H'F00D",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F00D",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61453,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15017,
"address_region": "program_or_external",
"bytes": "15F70780",
"text": "MOV:G.B @H'F707, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F707, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63239,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15021,
"address_region": "program_or_external",
"bytes": "15F00E90",
"text": "MOV:G.B R0, @H'F00E",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F00E",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61454,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15025,
"address_region": "program_or_external",
"bytes": "15FE8E80",
"text": "MOV:G.B @P7DR, R0",
"mnemonic": "MOV:G.B",
"operands": "@P7DR, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65166,
"name": "P7DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "",
"valid": true
},
{
"address": 15029,
"address_region": "program_or_external",
"bytes": "A015",
"text": "NOT.B R0",
"mnemonic": "NOT.B",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15031,
"address_region": "program_or_external",
"bytes": "040350",
"text": "AND.B #H'03, R0",
"mnemonic": "AND.B",
"operands": "#H'03, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15034,
"address_region": "program_or_external",
"bytes": "04A040",
"text": "OR.B #H'A0, R0",
"mnemonic": "OR.B",
"operands": "#H'A0, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15037,
"address_region": "program_or_external",
"bytes": "15F00F90",
"text": "MOV:G.B R0, @H'F00F",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F00F",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61455,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15041,
"address_region": "program_or_external",
"bytes": "15F7210603",
"text": "MOV:G.B #H'03, @H'F721",
"mnemonic": "MOV:G.B",
"operands": "#H'03, @H'F721",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63265,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15046,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15047,
"address_region": "program_or_external",
"bytes": "BF90",
"text": "MOV:G.W R0, @-R7",
"mnemonic": "MOV:G.W",
"operands": "R0, @-R7",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 5,
"base_cycles": 5,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15049,
"address_region": "program_or_external",
"bytes": "15F100F1",
"text": "BTST.B #1, @H'F100",
"mnemonic": "BTST.B",
"operands": "#1, @H'F100",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61696,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15053,
"address_region": "program_or_external",
"bytes": "36015D",
"text": "BNE loc_3C2D",
"mnemonic": "BNE",
"operands": "loc_3C2D",
"kind": "branch",
"targets": [
15405
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15056,
"address_region": "program_or_external",
"bytes": "15F10F80",
"text": "MOV:G.B @H'F10F, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F10F, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61711,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15060,
"address_region": "program_or_external",
"bytes": "40A9",
"text": "CMP:E #H'A9, R0",
"mnemonic": "CMP:E",
"operands": "#H'A9, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15062,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3AE0",
"mnemonic": "BEQ",
"operands": "loc_3AE0",
"kind": "branch",
"targets": [
15072
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15064,
"address_region": "program_or_external",
"bytes": "40A8",
"text": "CMP:E #H'A8, R0",
"mnemonic": "CMP:E",
"operands": "#H'A8, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15066,
"address_region": "program_or_external",
"bytes": "370085",
"text": "BEQ loc_3B62",
"mnemonic": "BEQ",
"operands": "loc_3B62",
"kind": "branch",
"targets": [
15202
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15069,
"address_region": "program_or_external",
"bytes": "30014D",
"text": "BRA loc_3C2D",
"mnemonic": "BRA",
"operands": "loc_3C2D",
"kind": "jump",
"targets": [
15405
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15072,
"address_region": "program_or_external",
"bytes": "15F6F080",
"text": "MOV:G.B @H'F6F0, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F6F0, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63216,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15076,
"address_region": "program_or_external",
"bytes": "04C050",
"text": "AND.B #H'C0, R0",
"mnemonic": "AND.B",
"operands": "#H'C0, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15079,
"address_region": "program_or_external",
"bytes": "15F6F090",
"text": "MOV:G.B R0, @H'F6F0",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F6F0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63216,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15083,
"address_region": "program_or_external",
"bytes": "1DF10C80",
"text": "MOV:G.W @H'F10C, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F10C, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61708,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15087,
"address_region": "program_or_external",
"bytes": "1DF69A70",
"text": "CMP:G.W @H'F69A, R0",
"mnemonic": "CMP:G.W",
"operands": "@H'F69A, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63130,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15091,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3AFD",
"mnemonic": "BEQ",
"operands": "loc_3AFD",
"kind": "branch",
"targets": [
15101
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15093,
"address_region": "program_or_external",
"bytes": "15F6F0C5",
"text": "BSET.B #5, @H'F6F0",
"mnemonic": "BSET.B",
"operands": "#5, @H'F6F0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63216,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15097,
"address_region": "program_or_external",
"bytes": "1DF69A90",
"text": "MOV:G.W R0, @H'F69A",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F69A",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63130,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15101,
"address_region": "program_or_external",
"bytes": "1DF10A80",
"text": "MOV:G.W @H'F10A, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F10A, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61706,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15105,
"address_region": "program_or_external",
"bytes": "1DF69870",
"text": "CMP:G.W @H'F698, R0",
"mnemonic": "CMP:G.W",
"operands": "@H'F698, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63128,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15109,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3B0F",
"mnemonic": "BEQ",
"operands": "loc_3B0F",
"kind": "branch",
"targets": [
15119
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15111,
"address_region": "program_or_external",
"bytes": "15F6F0C4",
"text": "BSET.B #4, @H'F6F0",
"mnemonic": "BSET.B",
"operands": "#4, @H'F6F0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63216,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15115,
"address_region": "program_or_external",
"bytes": "1DF69890",
"text": "MOV:G.W R0, @H'F698",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F698",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63128,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15119,
"address_region": "program_or_external",
"bytes": "1DF10880",
"text": "MOV:G.W @H'F108, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F108, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61704,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15123,
"address_region": "program_or_external",
"bytes": "1DF69670",
"text": "CMP:G.W @H'F696, R0",
"mnemonic": "CMP:G.W",
"operands": "@H'F696, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63126,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15127,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3B21",
"mnemonic": "BEQ",
"operands": "loc_3B21",
"kind": "branch",
"targets": [
15137
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15129,
"address_region": "program_or_external",
"bytes": "15F6F0C3",
"text": "BSET.B #3, @H'F6F0",
"mnemonic": "BSET.B",
"operands": "#3, @H'F6F0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63216,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15133,
"address_region": "program_or_external",
"bytes": "1DF69690",
"text": "MOV:G.W R0, @H'F696",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F696",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63126,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15137,
"address_region": "program_or_external",
"bytes": "1DF10680",
"text": "MOV:G.W @H'F106, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F106, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61702,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15141,
"address_region": "program_or_external",
"bytes": "1DF69470",
"text": "CMP:G.W @H'F694, R0",
"mnemonic": "CMP:G.W",
"operands": "@H'F694, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63124,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15145,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3B33",
"mnemonic": "BEQ",
"operands": "loc_3B33",
"kind": "branch",
"targets": [
15155
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15147,
"address_region": "program_or_external",
"bytes": "15F6F0C2",
"text": "BSET.B #2, @H'F6F0",
"mnemonic": "BSET.B",
"operands": "#2, @H'F6F0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63216,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15151,
"address_region": "program_or_external",
"bytes": "1DF69490",
"text": "MOV:G.W R0, @H'F694",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F694",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63124,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15155,
"address_region": "program_or_external",
"bytes": "1DF10480",
"text": "MOV:G.W @H'F104, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F104, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61700,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15159,
"address_region": "program_or_external",
"bytes": "1DF69270",
"text": "CMP:G.W @H'F692, R0",
"mnemonic": "CMP:G.W",
"operands": "@H'F692, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63122,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15163,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3B45",
"mnemonic": "BEQ",
"operands": "loc_3B45",
"kind": "branch",
"targets": [
15173
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15165,
"address_region": "program_or_external",
"bytes": "15F6F0C1",
"text": "BSET.B #1, @H'F6F0",
"mnemonic": "BSET.B",
"operands": "#1, @H'F6F0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63216,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15169,
"address_region": "program_or_external",
"bytes": "1DF69290",
"text": "MOV:G.W R0, @H'F692",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F692",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63122,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15173,
"address_region": "program_or_external",
"bytes": "1DF10280",
"text": "MOV:G.W @H'F102, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F102, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61698,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15177,
"address_region": "program_or_external",
"bytes": "1DF69070",
"text": "CMP:G.W @H'F690, R0",
"mnemonic": "CMP:G.W",
"operands": "@H'F690, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63120,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15181,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3B57",
"mnemonic": "BEQ",
"operands": "loc_3B57",
"kind": "branch",
"targets": [
15191
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15183,
"address_region": "program_or_external",
"bytes": "15F6F0C0",
"text": "BSET.B #0, @H'F6F0",
"mnemonic": "BSET.B",
"operands": "#0, @H'F6F0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63216,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15187,
"address_region": "program_or_external",
"bytes": "1DF69090",
"text": "MOV:G.W R0, @H'F690",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F690",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63120,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15191,
"address_region": "program_or_external",
"bytes": "15F10180",
"text": "MOV:G.B @H'F101, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F101, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61697,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15195,
"address_region": "program_or_external",
"bytes": "15F720D0",
"text": "BCLR.B #0, @H'F720",
"mnemonic": "BCLR.B",
"operands": "#0, @H'F720",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63264,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15199,
"address_region": "program_or_external",
"bytes": "3000CB",
"text": "BRA loc_3C2D",
"mnemonic": "BRA",
"operands": "loc_3C2D",
"kind": "jump",
"targets": [
15405
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15202,
"address_region": "program_or_external",
"bytes": "15F6F080",
"text": "MOV:G.B @H'F6F0, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F6F0, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63216,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15206,
"address_region": "program_or_external",
"bytes": "043F50",
"text": "AND.B #H'3F, R0",
"mnemonic": "AND.B",
"operands": "#H'3F, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15209,
"address_region": "program_or_external",
"bytes": "15F6F090",
"text": "MOV:G.B R0, @H'F6F0",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F6F0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63216,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15213,
"address_region": "program_or_external",
"bytes": "15F6F213",
"text": "CLR.B @H'F6F2",
"mnemonic": "CLR.B",
"operands": "@H'F6F2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63218,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15217,
"address_region": "program_or_external",
"bytes": "1DF10C80",
"text": "MOV:G.W @H'F10C, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F10C, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61708,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15221,
"address_region": "program_or_external",
"bytes": "1DF69E70",
"text": "CMP:G.W @H'F69E, R0",
"mnemonic": "CMP:G.W",
"operands": "@H'F69E, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63134,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15225,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3B83",
"mnemonic": "BEQ",
"operands": "loc_3B83",
"kind": "branch",
"targets": [
15235
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15227,
"address_region": "program_or_external",
"bytes": "15F6F0C7",
"text": "BSET.B #7, @H'F6F0",
"mnemonic": "BSET.B",
"operands": "#7, @H'F6F0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63216,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15231,
"address_region": "program_or_external",
"bytes": "1DF69E90",
"text": "MOV:G.W R0, @H'F69E",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F69E",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63134,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15235,
"address_region": "program_or_external",
"bytes": "1DF10A80",
"text": "MOV:G.W @H'F10A, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F10A, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61706,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15239,
"address_region": "program_or_external",
"bytes": "1DF69C70",
"text": "CMP:G.W @H'F69C, R0",
"mnemonic": "CMP:G.W",
"operands": "@H'F69C, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63132,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15243,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3B95",
"mnemonic": "BEQ",
"operands": "loc_3B95",
"kind": "branch",
"targets": [
15253
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15245,
"address_region": "program_or_external",
"bytes": "15F6F0C6",
"text": "BSET.B #6, @H'F6F0",
"mnemonic": "BSET.B",
"operands": "#6, @H'F6F0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63216,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15249,
"address_region": "program_or_external",
"bytes": "1DF69C90",
"text": "MOV:G.W R0, @H'F69C",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F69C",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63132,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15253,
"address_region": "program_or_external",
"bytes": "15F10980",
"text": "MOV:G.B @H'F109, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F109, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61705,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15257,
"address_region": "program_or_external",
"bytes": "15F6D070",
"text": "CMP:G.B @H'F6D0, R0",
"mnemonic": "CMP:G.B",
"operands": "@H'F6D0, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63184,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15261,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3BA7",
"mnemonic": "BEQ",
"operands": "loc_3BA7",
"kind": "branch",
"targets": [
15271
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15263,
"address_region": "program_or_external",
"bytes": "15F6F2C0",
"text": "BSET.B #0, @H'F6F2",
"mnemonic": "BSET.B",
"operands": "#0, @H'F6F2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63218,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15267,
"address_region": "program_or_external",
"bytes": "15F6D090",
"text": "MOV:G.B R0, @H'F6D0",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F6D0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63184,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15271,
"address_region": "program_or_external",
"bytes": "15F10880",
"text": "MOV:G.B @H'F108, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F108, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61704,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15275,
"address_region": "program_or_external",
"bytes": "15F6D170",
"text": "CMP:G.B @H'F6D1, R0",
"mnemonic": "CMP:G.B",
"operands": "@H'F6D1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63185,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15279,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3BB9",
"mnemonic": "BEQ",
"operands": "loc_3BB9",
"kind": "branch",
"targets": [
15289
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15281,
"address_region": "program_or_external",
"bytes": "15F6F2C1",
"text": "BSET.B #1, @H'F6F2",
"mnemonic": "BSET.B",
"operands": "#1, @H'F6F2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63218,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15285,
"address_region": "program_or_external",
"bytes": "15F6D190",
"text": "MOV:G.B R0, @H'F6D1",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F6D1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63185,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15289,
"address_region": "program_or_external",
"bytes": "15F10780",
"text": "MOV:G.B @H'F107, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F107, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61703,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15293,
"address_region": "program_or_external",
"bytes": "15F6D270",
"text": "CMP:G.B @H'F6D2, R0",
"mnemonic": "CMP:G.B",
"operands": "@H'F6D2, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63186,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15297,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3BCB",
"mnemonic": "BEQ",
"operands": "loc_3BCB",
"kind": "branch",
"targets": [
15307
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15299,
"address_region": "program_or_external",
"bytes": "15F6F2C2",
"text": "BSET.B #2, @H'F6F2",
"mnemonic": "BSET.B",
"operands": "#2, @H'F6F2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63218,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15303,
"address_region": "program_or_external",
"bytes": "15F6D290",
"text": "MOV:G.B R0, @H'F6D2",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F6D2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63186,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15307,
"address_region": "program_or_external",
"bytes": "15F10680",
"text": "MOV:G.B @H'F106, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F106, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61702,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15311,
"address_region": "program_or_external",
"bytes": "15F6D370",
"text": "CMP:G.B @H'F6D3, R0",
"mnemonic": "CMP:G.B",
"operands": "@H'F6D3, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63187,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15315,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3BDD",
"mnemonic": "BEQ",
"operands": "loc_3BDD",
"kind": "branch",
"targets": [
15325
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15317,
"address_region": "program_or_external",
"bytes": "15F6F2C3",
"text": "BSET.B #3, @H'F6F2",
"mnemonic": "BSET.B",
"operands": "#3, @H'F6F2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63218,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15321,
"address_region": "program_or_external",
"bytes": "15F6D390",
"text": "MOV:G.B R0, @H'F6D3",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F6D3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63187,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15325,
"address_region": "program_or_external",
"bytes": "15F10580",
"text": "MOV:G.B @H'F105, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F105, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61701,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15329,
"address_region": "program_or_external",
"bytes": "15F6D470",
"text": "CMP:G.B @H'F6D4, R0",
"mnemonic": "CMP:G.B",
"operands": "@H'F6D4, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63188,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15333,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3BEF",
"mnemonic": "BEQ",
"operands": "loc_3BEF",
"kind": "branch",
"targets": [
15343
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15335,
"address_region": "program_or_external",
"bytes": "15F6F2C4",
"text": "BSET.B #4, @H'F6F2",
"mnemonic": "BSET.B",
"operands": "#4, @H'F6F2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63218,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15339,
"address_region": "program_or_external",
"bytes": "15F6D490",
"text": "MOV:G.B R0, @H'F6D4",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F6D4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63188,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15343,
"address_region": "program_or_external",
"bytes": "15F10480",
"text": "MOV:G.B @H'F104, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F104, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61700,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15347,
"address_region": "program_or_external",
"bytes": "15F6D570",
"text": "CMP:G.B @H'F6D5, R0",
"mnemonic": "CMP:G.B",
"operands": "@H'F6D5, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63189,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15351,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3C01",
"mnemonic": "BEQ",
"operands": "loc_3C01",
"kind": "branch",
"targets": [
15361
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15353,
"address_region": "program_or_external",
"bytes": "15F6F2C5",
"text": "BSET.B #5, @H'F6F2",
"mnemonic": "BSET.B",
"operands": "#5, @H'F6F2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63218,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15357,
"address_region": "program_or_external",
"bytes": "15F6D590",
"text": "MOV:G.B R0, @H'F6D5",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F6D5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63189,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15361,
"address_region": "program_or_external",
"bytes": "15F10380",
"text": "MOV:G.B @H'F103, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F103, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61699,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15365,
"address_region": "program_or_external",
"bytes": "15F6D670",
"text": "CMP:G.B @H'F6D6, R0",
"mnemonic": "CMP:G.B",
"operands": "@H'F6D6, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63190,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15369,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3C13",
"mnemonic": "BEQ",
"operands": "loc_3C13",
"kind": "branch",
"targets": [
15379
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15371,
"address_region": "program_or_external",
"bytes": "15F6F2C6",
"text": "BSET.B #6, @H'F6F2",
"mnemonic": "BSET.B",
"operands": "#6, @H'F6F2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63218,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15375,
"address_region": "program_or_external",
"bytes": "15F6D690",
"text": "MOV:G.B R0, @H'F6D6",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F6D6",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63190,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15379,
"address_region": "program_or_external",
"bytes": "15F10280",
"text": "MOV:G.B @H'F102, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F102, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61698,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15383,
"address_region": "program_or_external",
"bytes": "15F6D770",
"text": "CMP:G.B @H'F6D7, R0",
"mnemonic": "CMP:G.B",
"operands": "@H'F6D7, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63191,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15387,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3C25",
"mnemonic": "BEQ",
"operands": "loc_3C25",
"kind": "branch",
"targets": [
15397
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15389,
"address_region": "program_or_external",
"bytes": "15F6F2C7",
"text": "BSET.B #7, @H'F6F2",
"mnemonic": "BSET.B",
"operands": "#7, @H'F6F2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63218,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15393,
"address_region": "program_or_external",
"bytes": "15F6D790",
"text": "MOV:G.B R0, @H'F6D7",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F6D7",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63191,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15397,
"address_region": "program_or_external",
"bytes": "15F10180",
"text": "MOV:G.B @H'F101, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F101, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61697,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15401,
"address_region": "program_or_external",
"bytes": "15F720D1",
"text": "BCLR.B #1, @H'F720",
"mnemonic": "BCLR.B",
"operands": "#1, @H'F720",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63264,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15405,
"address_region": "program_or_external",
"bytes": "CF80",
"text": "MOV:G.W @R7+, R0",
"mnemonic": "MOV:G.W",
"operands": "@R7+, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 5,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15407,
"address_region": "program_or_external",
"bytes": "0A",
"text": "RTE",
"mnemonic": "RTE",
"operands": "",
"kind": "rte",
"targets": [],
"cycles": {
"cycles": 14,
"base_cycles": 13,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15408,
"address_region": "program_or_external",
"bytes": "BF90",
"text": "MOV:G.W R0, @-R7",
"mnemonic": "MOV:G.W",
"operands": "R0, @-R7",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 5,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15410,
"address_region": "program_or_external",
"bytes": "15F000F1",
"text": "BTST.B #1, @H'F000",
"mnemonic": "BTST.B",
"operands": "#1, @H'F000",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61440,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15414,
"address_region": "program_or_external",
"bytes": "36015D",
"text": "BNE loc_3D96",
"mnemonic": "BNE",
"operands": "loc_3D96",
"kind": "branch",
"targets": [
15766
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15417,
"address_region": "program_or_external",
"bytes": "15F00F80",
"text": "MOV:G.B @H'F00F, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F00F, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61455,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15421,
"address_region": "program_or_external",
"bytes": "40A9",
"text": "CMP:E #H'A9, R0",
"mnemonic": "CMP:E",
"operands": "#H'A9, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15423,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3C49",
"mnemonic": "BEQ",
"operands": "loc_3C49",
"kind": "branch",
"targets": [
15433
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15425,
"address_region": "program_or_external",
"bytes": "40A8",
"text": "CMP:E #H'A8, R0",
"mnemonic": "CMP:E",
"operands": "#H'A8, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15427,
"address_region": "program_or_external",
"bytes": "370085",
"text": "BEQ loc_3CCB",
"mnemonic": "BEQ",
"operands": "loc_3CCB",
"kind": "branch",
"targets": [
15563
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15430,
"address_region": "program_or_external",
"bytes": "30014D",
"text": "BRA loc_3D96",
"mnemonic": "BRA",
"operands": "loc_3D96",
"kind": "jump",
"targets": [
15766
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15433,
"address_region": "program_or_external",
"bytes": "15F6F180",
"text": "MOV:G.B @H'F6F1, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F6F1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63217,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15437,
"address_region": "program_or_external",
"bytes": "04C050",
"text": "AND.B #H'C0, R0",
"mnemonic": "AND.B",
"operands": "#H'C0, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15440,
"address_region": "program_or_external",
"bytes": "15F6F190",
"text": "MOV:G.B R0, @H'F6F1",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F6F1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63217,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15444,
"address_region": "program_or_external",
"bytes": "1DF00C80",
"text": "MOV:G.W @H'F00C, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F00C, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61452,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15448,
"address_region": "program_or_external",
"bytes": "1DF6AA70",
"text": "CMP:G.W @H'F6AA, R0",
"mnemonic": "CMP:G.W",
"operands": "@H'F6AA, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63146,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15452,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3C66",
"mnemonic": "BEQ",
"operands": "loc_3C66",
"kind": "branch",
"targets": [
15462
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15454,
"address_region": "program_or_external",
"bytes": "15F6F1C5",
"text": "BSET.B #5, @H'F6F1",
"mnemonic": "BSET.B",
"operands": "#5, @H'F6F1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63217,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15458,
"address_region": "program_or_external",
"bytes": "1DF6AA90",
"text": "MOV:G.W R0, @H'F6AA",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F6AA",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63146,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15462,
"address_region": "program_or_external",
"bytes": "1DF00A80",
"text": "MOV:G.W @H'F00A, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F00A, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61450,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15466,
"address_region": "program_or_external",
"bytes": "1DF6A870",
"text": "CMP:G.W @H'F6A8, R0",
"mnemonic": "CMP:G.W",
"operands": "@H'F6A8, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63144,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15470,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3C78",
"mnemonic": "BEQ",
"operands": "loc_3C78",
"kind": "branch",
"targets": [
15480
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15472,
"address_region": "program_or_external",
"bytes": "15F6F1C4",
"text": "BSET.B #4, @H'F6F1",
"mnemonic": "BSET.B",
"operands": "#4, @H'F6F1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63217,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15476,
"address_region": "program_or_external",
"bytes": "1DF6A890",
"text": "MOV:G.W R0, @H'F6A8",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F6A8",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63144,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15480,
"address_region": "program_or_external",
"bytes": "1DF00880",
"text": "MOV:G.W @H'F008, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F008, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61448,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15484,
"address_region": "program_or_external",
"bytes": "1DF6A670",
"text": "CMP:G.W @H'F6A6, R0",
"mnemonic": "CMP:G.W",
"operands": "@H'F6A6, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63142,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15488,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3C8A",
"mnemonic": "BEQ",
"operands": "loc_3C8A",
"kind": "branch",
"targets": [
15498
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15490,
"address_region": "program_or_external",
"bytes": "15F6F1C3",
"text": "BSET.B #3, @H'F6F1",
"mnemonic": "BSET.B",
"operands": "#3, @H'F6F1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63217,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15494,
"address_region": "program_or_external",
"bytes": "1DF6A690",
"text": "MOV:G.W R0, @H'F6A6",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F6A6",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63142,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15498,
"address_region": "program_or_external",
"bytes": "1DF00680",
"text": "MOV:G.W @H'F006, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F006, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61446,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15502,
"address_region": "program_or_external",
"bytes": "1DF6A470",
"text": "CMP:G.W @H'F6A4, R0",
"mnemonic": "CMP:G.W",
"operands": "@H'F6A4, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63140,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15506,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3C9C",
"mnemonic": "BEQ",
"operands": "loc_3C9C",
"kind": "branch",
"targets": [
15516
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15508,
"address_region": "program_or_external",
"bytes": "15F6F1C2",
"text": "BSET.B #2, @H'F6F1",
"mnemonic": "BSET.B",
"operands": "#2, @H'F6F1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63217,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15512,
"address_region": "program_or_external",
"bytes": "1DF6A490",
"text": "MOV:G.W R0, @H'F6A4",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F6A4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63140,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15516,
"address_region": "program_or_external",
"bytes": "1DF00480",
"text": "MOV:G.W @H'F004, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F004, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61444,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15520,
"address_region": "program_or_external",
"bytes": "1DF6A270",
"text": "CMP:G.W @H'F6A2, R0",
"mnemonic": "CMP:G.W",
"operands": "@H'F6A2, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63138,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15524,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3CAE",
"mnemonic": "BEQ",
"operands": "loc_3CAE",
"kind": "branch",
"targets": [
15534
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15526,
"address_region": "program_or_external",
"bytes": "15F6F1C1",
"text": "BSET.B #1, @H'F6F1",
"mnemonic": "BSET.B",
"operands": "#1, @H'F6F1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63217,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15530,
"address_region": "program_or_external",
"bytes": "1DF6A290",
"text": "MOV:G.W R0, @H'F6A2",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F6A2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63138,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15534,
"address_region": "program_or_external",
"bytes": "1DF00280",
"text": "MOV:G.W @H'F002, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F002, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61442,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15538,
"address_region": "program_or_external",
"bytes": "1DF6A070",
"text": "CMP:G.W @H'F6A0, R0",
"mnemonic": "CMP:G.W",
"operands": "@H'F6A0, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63136,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15542,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3CC0",
"mnemonic": "BEQ",
"operands": "loc_3CC0",
"kind": "branch",
"targets": [
15552
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15544,
"address_region": "program_or_external",
"bytes": "15F6F1C0",
"text": "BSET.B #0, @H'F6F1",
"mnemonic": "BSET.B",
"operands": "#0, @H'F6F1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63217,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15548,
"address_region": "program_or_external",
"bytes": "1DF6A090",
"text": "MOV:G.W R0, @H'F6A0",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F6A0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63136,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15552,
"address_region": "program_or_external",
"bytes": "15F00180",
"text": "MOV:G.B @H'F001, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F001, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61441,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15556,
"address_region": "program_or_external",
"bytes": "15F721D0",
"text": "BCLR.B #0, @H'F721",
"mnemonic": "BCLR.B",
"operands": "#0, @H'F721",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63265,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15560,
"address_region": "program_or_external",
"bytes": "3000CB",
"text": "BRA loc_3D96",
"mnemonic": "BRA",
"operands": "loc_3D96",
"kind": "jump",
"targets": [
15766
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15563,
"address_region": "program_or_external",
"bytes": "15F6F180",
"text": "MOV:G.B @H'F6F1, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F6F1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63217,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15567,
"address_region": "program_or_external",
"bytes": "043F50",
"text": "AND.B #H'3F, R0",
"mnemonic": "AND.B",
"operands": "#H'3F, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15570,
"address_region": "program_or_external",
"bytes": "15F6F190",
"text": "MOV:G.B R0, @H'F6F1",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F6F1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63217,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15574,
"address_region": "program_or_external",
"bytes": "15F6F313",
"text": "CLR.B @H'F6F3",
"mnemonic": "CLR.B",
"operands": "@H'F6F3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63219,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15578,
"address_region": "program_or_external",
"bytes": "1DF00C80",
"text": "MOV:G.W @H'F00C, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F00C, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61452,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15582,
"address_region": "program_or_external",
"bytes": "1DF6AE70",
"text": "CMP:G.W @H'F6AE, R0",
"mnemonic": "CMP:G.W",
"operands": "@H'F6AE, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63150,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15586,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3CEC",
"mnemonic": "BEQ",
"operands": "loc_3CEC",
"kind": "branch",
"targets": [
15596
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15588,
"address_region": "program_or_external",
"bytes": "15F6F1C7",
"text": "BSET.B #7, @H'F6F1",
"mnemonic": "BSET.B",
"operands": "#7, @H'F6F1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63217,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15592,
"address_region": "program_or_external",
"bytes": "1DF6AE90",
"text": "MOV:G.W R0, @H'F6AE",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F6AE",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63150,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15596,
"address_region": "program_or_external",
"bytes": "1DF00A80",
"text": "MOV:G.W @H'F00A, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F00A, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61450,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15600,
"address_region": "program_or_external",
"bytes": "1DF6AC70",
"text": "CMP:G.W @H'F6AC, R0",
"mnemonic": "CMP:G.W",
"operands": "@H'F6AC, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63148,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15604,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3CFE",
"mnemonic": "BEQ",
"operands": "loc_3CFE",
"kind": "branch",
"targets": [
15614
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15606,
"address_region": "program_or_external",
"bytes": "15F6F1C6",
"text": "BSET.B #6, @H'F6F1",
"mnemonic": "BSET.B",
"operands": "#6, @H'F6F1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63217,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15610,
"address_region": "program_or_external",
"bytes": "1DF6AC90",
"text": "MOV:G.W R0, @H'F6AC",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F6AC",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63148,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15614,
"address_region": "program_or_external",
"bytes": "15F00980",
"text": "MOV:G.B @H'F009, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F009, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61449,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15618,
"address_region": "program_or_external",
"bytes": "15F6D870",
"text": "CMP:G.B @H'F6D8, R0",
"mnemonic": "CMP:G.B",
"operands": "@H'F6D8, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63192,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15622,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3D10",
"mnemonic": "BEQ",
"operands": "loc_3D10",
"kind": "branch",
"targets": [
15632
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15624,
"address_region": "program_or_external",
"bytes": "15F6F3C0",
"text": "BSET.B #0, @H'F6F3",
"mnemonic": "BSET.B",
"operands": "#0, @H'F6F3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63219,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15628,
"address_region": "program_or_external",
"bytes": "15F6D890",
"text": "MOV:G.B R0, @H'F6D8",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F6D8",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63192,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15632,
"address_region": "program_or_external",
"bytes": "15F00880",
"text": "MOV:G.B @H'F008, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F008, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61448,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15636,
"address_region": "program_or_external",
"bytes": "15F6D970",
"text": "CMP:G.B @H'F6D9, R0",
"mnemonic": "CMP:G.B",
"operands": "@H'F6D9, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63193,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15640,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3D22",
"mnemonic": "BEQ",
"operands": "loc_3D22",
"kind": "branch",
"targets": [
15650
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15642,
"address_region": "program_or_external",
"bytes": "15F6F3C1",
"text": "BSET.B #1, @H'F6F3",
"mnemonic": "BSET.B",
"operands": "#1, @H'F6F3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63219,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15646,
"address_region": "program_or_external",
"bytes": "15F6D990",
"text": "MOV:G.B R0, @H'F6D9",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F6D9",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63193,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15650,
"address_region": "program_or_external",
"bytes": "15F00780",
"text": "MOV:G.B @H'F007, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F007, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61447,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15654,
"address_region": "program_or_external",
"bytes": "15F6DA70",
"text": "CMP:G.B @H'F6DA, R0",
"mnemonic": "CMP:G.B",
"operands": "@H'F6DA, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63194,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15658,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3D34",
"mnemonic": "BEQ",
"operands": "loc_3D34",
"kind": "branch",
"targets": [
15668
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15660,
"address_region": "program_or_external",
"bytes": "15F6F3C2",
"text": "BSET.B #2, @H'F6F3",
"mnemonic": "BSET.B",
"operands": "#2, @H'F6F3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63219,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15664,
"address_region": "program_or_external",
"bytes": "15F6DA90",
"text": "MOV:G.B R0, @H'F6DA",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F6DA",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63194,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15668,
"address_region": "program_or_external",
"bytes": "15F00680",
"text": "MOV:G.B @H'F006, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F006, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61446,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15672,
"address_region": "program_or_external",
"bytes": "15F6DB70",
"text": "CMP:G.B @H'F6DB, R0",
"mnemonic": "CMP:G.B",
"operands": "@H'F6DB, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63195,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15676,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3D46",
"mnemonic": "BEQ",
"operands": "loc_3D46",
"kind": "branch",
"targets": [
15686
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15678,
"address_region": "program_or_external",
"bytes": "15F6F3C3",
"text": "BSET.B #3, @H'F6F3",
"mnemonic": "BSET.B",
"operands": "#3, @H'F6F3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63219,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15682,
"address_region": "program_or_external",
"bytes": "15F6DB90",
"text": "MOV:G.B R0, @H'F6DB",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F6DB",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63195,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15686,
"address_region": "program_or_external",
"bytes": "15F00580",
"text": "MOV:G.B @H'F005, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F005, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61445,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15690,
"address_region": "program_or_external",
"bytes": "15F6DC70",
"text": "CMP:G.B @H'F6DC, R0",
"mnemonic": "CMP:G.B",
"operands": "@H'F6DC, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63196,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15694,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3D58",
"mnemonic": "BEQ",
"operands": "loc_3D58",
"kind": "branch",
"targets": [
15704
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15696,
"address_region": "program_or_external",
"bytes": "15F6F3C4",
"text": "BSET.B #4, @H'F6F3",
"mnemonic": "BSET.B",
"operands": "#4, @H'F6F3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63219,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15700,
"address_region": "program_or_external",
"bytes": "15F6DC90",
"text": "MOV:G.B R0, @H'F6DC",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F6DC",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63196,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15704,
"address_region": "program_or_external",
"bytes": "15F00480",
"text": "MOV:G.B @H'F004, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F004, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61444,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15708,
"address_region": "program_or_external",
"bytes": "15F6DD70",
"text": "CMP:G.B @H'F6DD, R0",
"mnemonic": "CMP:G.B",
"operands": "@H'F6DD, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63197,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15712,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3D6A",
"mnemonic": "BEQ",
"operands": "loc_3D6A",
"kind": "branch",
"targets": [
15722
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15714,
"address_region": "program_or_external",
"bytes": "15F6F3C5",
"text": "BSET.B #5, @H'F6F3",
"mnemonic": "BSET.B",
"operands": "#5, @H'F6F3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63219,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15718,
"address_region": "program_or_external",
"bytes": "15F6DD90",
"text": "MOV:G.B R0, @H'F6DD",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F6DD",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63197,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15722,
"address_region": "program_or_external",
"bytes": "15F00380",
"text": "MOV:G.B @H'F003, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F003, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61443,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15726,
"address_region": "program_or_external",
"bytes": "15F6DE70",
"text": "CMP:G.B @H'F6DE, R0",
"mnemonic": "CMP:G.B",
"operands": "@H'F6DE, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63198,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15730,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3D7C",
"mnemonic": "BEQ",
"operands": "loc_3D7C",
"kind": "branch",
"targets": [
15740
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15732,
"address_region": "program_or_external",
"bytes": "15F6F3C6",
"text": "BSET.B #6, @H'F6F3",
"mnemonic": "BSET.B",
"operands": "#6, @H'F6F3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63219,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15736,
"address_region": "program_or_external",
"bytes": "15F6DE90",
"text": "MOV:G.B R0, @H'F6DE",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F6DE",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63198,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15740,
"address_region": "program_or_external",
"bytes": "15F00280",
"text": "MOV:G.B @H'F002, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F002, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61442,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15744,
"address_region": "program_or_external",
"bytes": "15F6DF70",
"text": "CMP:G.B @H'F6DF, R0",
"mnemonic": "CMP:G.B",
"operands": "@H'F6DF, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63199,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15748,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3D8E",
"mnemonic": "BEQ",
"operands": "loc_3D8E",
"kind": "branch",
"targets": [
15758
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15750,
"address_region": "program_or_external",
"bytes": "15F6F3C7",
"text": "BSET.B #7, @H'F6F3",
"mnemonic": "BSET.B",
"operands": "#7, @H'F6F3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63219,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15754,
"address_region": "program_or_external",
"bytes": "15F6DF90",
"text": "MOV:G.B R0, @H'F6DF",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F6DF",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63199,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15758,
"address_region": "program_or_external",
"bytes": "15F00180",
"text": "MOV:G.B @H'F001, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F001, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61441,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15762,
"address_region": "program_or_external",
"bytes": "15F721D1",
"text": "BCLR.B #1, @H'F721",
"mnemonic": "BCLR.B",
"operands": "#1, @H'F721",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63265,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15766,
"address_region": "program_or_external",
"bytes": "CF80",
"text": "MOV:G.W @R7+, R0",
"mnemonic": "MOV:G.W",
"operands": "@R7+, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 5,
"base_cycles": 5,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15768,
"address_region": "program_or_external",
"bytes": "0A",
"text": "RTE",
"mnemonic": "RTE",
"operands": "",
"kind": "rte",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 13,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15769,
"address_region": "program_or_external",
"bytes": "15FEE8D5",
"text": "BCLR.B #5, @ADCSR",
"mnemonic": "BCLR.B",
"operands": "#5, @ADCSR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65256,
"name": "ADCSR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear ADST (bit 5) of ADCSR",
"valid": true
},
{
"address": 15773,
"address_region": "program_or_external",
"bytes": "123F",
"text": "STM.W {R0,R1,R2,R3,R4,R5}, @-SP",
"mnemonic": "STM.W",
"operands": "{R0,R1,R2,R3,R4,R5}, @-SP",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 24,
"note": "6+3n, n=6",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15775,
"address_region": "program_or_external",
"bytes": "15F68A80",
"text": "MOV:G.B @H'F68A, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F68A, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63114,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15779,
"address_region": "program_or_external",
"bytes": "0414A8",
"text": "MULXU.B #H'14, R0",
"mnemonic": "MULXU.B",
"operands": "#H'14, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 19,
"base_cycles": 19,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15782,
"address_region": "program_or_external",
"bytes": "1DFEE081",
"text": "MOV:G.W @ADDRA_H, R1",
"mnemonic": "MOV:G.W",
"operands": "@ADDRA_H, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65248,
"name": "ADDRA_H",
"region": "register_field",
"kind": "registers"
}
],
"comment": "",
"valid": true
},
{
"address": 15786,
"address_region": "program_or_external",
"bytes": "A110",
"text": "SWAP.B R1",
"mnemonic": "SWAP.B",
"operands": "R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15788,
"address_region": "program_or_external",
"bytes": "A112",
"text": "EXTU.B R1",
"mnemonic": "EXTU.B",
"operands": "R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15790,
"address_region": "program_or_external",
"bytes": "F1CFB681",
"text": "MOV:G.B @(-H'304A,R1), R1",
"mnemonic": "MOV:G.B",
"operands": "@(-H'304A,R1), R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15794,
"address_region": "program_or_external",
"bytes": "A920",
"text": "ADD:G.W R1, R0",
"mnemonic": "ADD:G.W",
"operands": "R1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15796,
"address_region": "program_or_external",
"bytes": "0415B8",
"text": "DIVXU.B #H'15, R0",
"mnemonic": "DIVXU.B",
"operands": "#H'15, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 23,
"base_cycles": 23,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15799,
"address_region": "program_or_external",
"bytes": "15F68A70",
"text": "CMP:G.B @H'F68A, R0",
"mnemonic": "CMP:G.B",
"operands": "@H'F68A, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63114,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15803,
"address_region": "program_or_external",
"bytes": "274B",
"text": "BEQ loc_3E08",
"mnemonic": "BEQ",
"operands": "loc_3E08",
"kind": "branch",
"targets": [
15880
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15805,
"address_region": "program_or_external",
"bytes": "15F68A82",
"text": "MOV:G.B @H'F68A, R2",
"mnemonic": "MOV:G.B",
"operands": "@H'F68A, R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63114,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15809,
"address_region": "program_or_external",
"bytes": "15F68A90",
"text": "MOV:G.B R0, @H'F68A",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F68A",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63114,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15813,
"address_region": "program_or_external",
"bytes": "15F7310403",
"text": "CMP:G.B #H'03, @H'F731",
"mnemonic": "CMP:G.B",
"operands": "#H'03, @H'F731",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63281,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15818,
"address_region": "program_or_external",
"bytes": "223C",
"text": "BHI loc_3E08",
"mnemonic": "BHI",
"operands": "loc_3E08",
"kind": "branch",
"targets": [
15880
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15820,
"address_region": "program_or_external",
"bytes": "A012",
"text": "EXTU.B R0",
"mnemonic": "EXTU.B",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15822,
"address_region": "program_or_external",
"bytes": "A212",
"text": "EXTU.B R2",
"mnemonic": "EXTU.B",
"operands": "R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15824,
"address_region": "program_or_external",
"bytes": "0C0101A8",
"text": "MULXU.W #H'0101, R0",
"mnemonic": "MULXU.W",
"operands": "#H'0101, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 25,
"base_cycles": 25,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15828,
"address_region": "program_or_external",
"bytes": "0C0101AA",
"text": "MULXU.W #H'0101, R2",
"mnemonic": "MULXU.W",
"operands": "#H'0101, R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 25,
"base_cycles": 25,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15832,
"address_region": "program_or_external",
"bytes": "AB31",
"text": "SUB.W R3, R1",
"mnemonic": "SUB.W",
"operands": "R3, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15834,
"address_region": "program_or_external",
"bytes": "1DE10280",
"text": "MOV:G.W @H'E102, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'E102, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 57602,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15838,
"address_region": "program_or_external",
"bytes": "A821",
"text": "ADD:G.W R0, R1",
"mnemonic": "ADD:G.W",
"operands": "R0, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15840,
"address_region": "program_or_external",
"bytes": "A982",
"text": "MOV:G.W R1, R2",
"mnemonic": "MOV:G.W",
"operands": "R1, R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15842,
"address_region": "program_or_external",
"bytes": "250C",
"text": "BCS loc_3DF0",
"mnemonic": "BCS",
"operands": "loc_3DF0",
"kind": "branch",
"targets": [
15856
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15844,
"address_region": "program_or_external",
"bytes": "A832",
"text": "SUB.W R0, R2",
"mnemonic": "SUB.W",
"operands": "R0, R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15846,
"address_region": "program_or_external",
"bytes": "4A8000",
"text": "CMP:I #H'8000, R2",
"mnemonic": "CMP:I",
"operands": "#H'8000, R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15849,
"address_region": "program_or_external",
"bytes": "230F",
"text": "BLS loc_3DFA",
"mnemonic": "BLS",
"operands": "loc_3DFA",
"kind": "branch",
"targets": [
15866
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15851,
"address_region": "program_or_external",
"bytes": "590000",
"text": "MOV:I.W #H'0000, R1",
"mnemonic": "MOV:I.W",
"operands": "#H'0000, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15854,
"address_region": "program_or_external",
"bytes": "200A",
"text": "BRA loc_3DFA",
"mnemonic": "BRA",
"operands": "loc_3DFA",
"kind": "jump",
"targets": [
15866
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15856,
"address_region": "program_or_external",
"bytes": "AA30",
"text": "SUB.W R2, R0",
"mnemonic": "SUB.W",
"operands": "R2, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15858,
"address_region": "program_or_external",
"bytes": "488000",
"text": "CMP:I #H'8000, R0",
"mnemonic": "CMP:I",
"operands": "#H'8000, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15861,
"address_region": "program_or_external",
"bytes": "2303",
"text": "BLS loc_3DFA",
"mnemonic": "BLS",
"operands": "loc_3DFA",
"kind": "branch",
"targets": [
15866
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15863,
"address_region": "program_or_external",
"bytes": "59FFFF",
"text": "MOV:I.W #H'FFFF, R1",
"mnemonic": "MOV:I.W",
"operands": "#H'FFFF, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15866,
"address_region": "program_or_external",
"bytes": "1DE10271",
"text": "CMP:G.W @H'E102, R1",
"mnemonic": "CMP:G.W",
"operands": "@H'E102, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 57602,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 15870,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_3E08",
"mnemonic": "BEQ",
"operands": "loc_3E08",
"kind": "branch",
"targets": [
15880
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15872,
"address_region": "program_or_external",
"bytes": "1DF68E91",
"text": "MOV:G.W R1, @H'F68E",
"mnemonic": "MOV:G.W",
"operands": "R1, @H'F68E",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63118,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15876,
"address_region": "program_or_external",
"bytes": "15F689C7",
"text": "BSET.B #7, @H'F689",
"mnemonic": "BSET.B",
"operands": "#7, @H'F689",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63113,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15880,
"address_region": "program_or_external",
"bytes": "15F68B80",
"text": "MOV:G.B @H'F68B, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F68B, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63115,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15884,
"address_region": "program_or_external",
"bytes": "0414A8",
"text": "MULXU.B #H'14, R0",
"mnemonic": "MULXU.B",
"operands": "#H'14, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 19,
"base_cycles": 19,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15887,
"address_region": "program_or_external",
"bytes": "1DFEE281",
"text": "MOV:G.W @ADDRB_H, R1",
"mnemonic": "MOV:G.W",
"operands": "@ADDRB_H, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65250,
"name": "ADDRB_H",
"region": "register_field",
"kind": "registers"
}
],
"comment": "",
"valid": true
},
{
"address": 15891,
"address_region": "program_or_external",
"bytes": "A110",
"text": "SWAP.B R1",
"mnemonic": "SWAP.B",
"operands": "R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15893,
"address_region": "program_or_external",
"bytes": "A112",
"text": "EXTU.B R1",
"mnemonic": "EXTU.B",
"operands": "R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15895,
"address_region": "program_or_external",
"bytes": "A920",
"text": "ADD:G.W R1, R0",
"mnemonic": "ADD:G.W",
"operands": "R1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15897,
"address_region": "program_or_external",
"bytes": "0415B8",
"text": "DIVXU.B #H'15, R0",
"mnemonic": "DIVXU.B",
"operands": "#H'15, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 23,
"base_cycles": 23,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15900,
"address_region": "program_or_external",
"bytes": "1DF68C16",
"text": "TST.W @H'F68C",
"mnemonic": "TST.W",
"operands": "@H'F68C",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63116,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15904,
"address_region": "program_or_external",
"bytes": "2706",
"text": "BEQ loc_3E28",
"mnemonic": "BEQ",
"operands": "loc_3E28",
"kind": "branch",
"targets": [
15912
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15906,
"address_region": "program_or_external",
"bytes": "15F68B70",
"text": "CMP:G.B @H'F68B, R0",
"mnemonic": "CMP:G.B",
"operands": "@H'F68B, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63115,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15910,
"address_region": "program_or_external",
"bytes": "2725",
"text": "BEQ loc_3E4D",
"mnemonic": "BEQ",
"operands": "loc_3E4D",
"kind": "branch",
"targets": [
15949
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15912,
"address_region": "program_or_external",
"bytes": "15F68B90",
"text": "MOV:G.B R0, @H'F68B",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F68B",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63115,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15916,
"address_region": "program_or_external",
"bytes": "A012",
"text": "EXTU.B R0",
"mnemonic": "EXTU.B",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15918,
"address_region": "program_or_external",
"bytes": "A883",
"text": "MOV:G.W R0, R3",
"mnemonic": "MOV:G.W",
"operands": "R0, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15920,
"address_region": "program_or_external",
"bytes": "A3AB",
"text": "MULXU.B R3, R3",
"mnemonic": "MULXU.B",
"operands": "R3, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 18,
"base_cycles": 18,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15922,
"address_region": "program_or_external",
"bytes": "AA13",
"text": "CLR.W R2",
"mnemonic": "CLR.W",
"operands": "R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15924,
"address_region": "program_or_external",
"bytes": "0C00C8BA",
"text": "DIVXU.W #H'00C8, R2",
"mnemonic": "DIVXU.W",
"operands": "#H'00C8, R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 29,
"base_cycles": 29,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15928,
"address_region": "program_or_external",
"bytes": "0404A8",
"text": "MULXU.B #H'04, R0",
"mnemonic": "MULXU.B",
"operands": "#H'04, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 19,
"base_cycles": 19,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15931,
"address_region": "program_or_external",
"bytes": "0C00AB20",
"text": "ADD:G.W #H'00AB, R0",
"mnemonic": "ADD:G.W",
"operands": "#H'00AB, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15935,
"address_region": "program_or_external",
"bytes": "AB20",
"text": "ADD:G.W R3, R0",
"mnemonic": "ADD:G.W",
"operands": "R3, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15937,
"address_region": "program_or_external",
"bytes": "15FE8EF4",
"text": "BTST.B #4, @P7DR",
"mnemonic": "BTST.B",
"operands": "#4, @P7DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65166,
"name": "P7DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "",
"valid": true
},
{
"address": 15941,
"address_region": "program_or_external",
"bytes": "2602",
"text": "BNE loc_3E49",
"mnemonic": "BNE",
"operands": "loc_3E49",
"kind": "branch",
"targets": [
15945
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15943,
"address_region": "program_or_external",
"bytes": "A81B",
"text": "SHLR.W R0",
"mnemonic": "SHLR.W",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15945,
"address_region": "program_or_external",
"bytes": "1DF68C90",
"text": "MOV:G.W R0, @H'F68C",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F68C",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63116,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15949,
"address_region": "program_or_external",
"bytes": "023F",
"text": "LDM.W @SP+, {R0,R1,R2,R3,R4,R5}",
"mnemonic": "LDM.W",
"operands": "@SP+, {R0,R1,R2,R3,R4,R5}",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 30,
"note": "6+4n, n=6",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15951,
"address_region": "program_or_external",
"bytes": "15FEE8D7",
"text": "BCLR.B #7, @ADCSR",
"mnemonic": "BCLR.B",
"operands": "#7, @ADCSR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65256,
"name": "ADCSR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear ADF (bit 7) of ADCSR",
"valid": true
},
{
"address": 15955,
"address_region": "program_or_external",
"bytes": "0A",
"text": "RTE",
"mnemonic": "RTE",
"operands": "",
"kind": "rte",
"targets": [],
"cycles": {
"cycles": 14,
"base_cycles": 13,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15956,
"address_region": "program_or_external",
"bytes": "A2F7",
"text": "BTST.B #7, R2",
"mnemonic": "BTST.B",
"operands": "#7, R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15958,
"address_region": "program_or_external",
"bytes": "2742",
"text": "BEQ loc_3E9A",
"mnemonic": "BEQ",
"operands": "loc_3E9A",
"kind": "branch",
"targets": [
16026
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15960,
"address_region": "program_or_external",
"bytes": "15F9B580",
"text": "MOV:G.B @H'F9B5, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F9B5, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63925,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15964,
"address_region": "program_or_external",
"bytes": "A012",
"text": "EXTU.B R0",
"mnemonic": "EXTU.B",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15966,
"address_region": "program_or_external",
"bytes": "A81A",
"text": "SHLL.W R0",
"mnemonic": "SHLL.W",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15968,
"address_region": "program_or_external",
"bytes": "15F9B081",
"text": "MOV:G.B @H'F9B0, R1",
"mnemonic": "MOV:G.B",
"operands": "@H'F9B0, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63920,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15972,
"address_region": "program_or_external",
"bytes": "A112",
"text": "EXTU.B R1",
"mnemonic": "EXTU.B",
"operands": "R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15974,
"address_region": "program_or_external",
"bytes": "A91A",
"text": "SHLL.W R1",
"mnemonic": "SHLL.W",
"operands": "R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15976,
"address_region": "program_or_external",
"bytes": "A071",
"text": "CMP:G.B R0, R1",
"mnemonic": "CMP:G.B",
"operands": "R0, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15978,
"address_region": "program_or_external",
"bytes": "270A",
"text": "BEQ loc_3E76",
"mnemonic": "BEQ",
"operands": "loc_3E76",
"kind": "branch",
"targets": [
15990
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15980,
"address_region": "program_or_external",
"bytes": "F8F87073",
"text": "CMP:G.W @(-H'0790,R0), R3",
"mnemonic": "CMP:G.W",
"operands": "@(-H'0790,R0), R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15984,
"address_region": "program_or_external",
"bytes": "2728",
"text": "BEQ loc_3E9A",
"mnemonic": "BEQ",
"operands": "loc_3E9A",
"kind": "branch",
"targets": [
16026
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15986,
"address_region": "program_or_external",
"bytes": "A009",
"text": "ADD:Q.B #2, R0",
"mnemonic": "ADD:Q.B",
"operands": "#2, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15988,
"address_region": "program_or_external",
"bytes": "20F2",
"text": "BRA loc_3E68",
"mnemonic": "BRA",
"operands": "loc_3E68",
"kind": "jump",
"targets": [
15976
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15990,
"address_region": "program_or_external",
"bytes": "F9F87093",
"text": "MOV:G.W R3, @(-H'0790,R1)",
"mnemonic": "MOV:G.W",
"operands": "R3, @(-H'0790,R1)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 15994,
"address_region": "program_or_external",
"bytes": "15F9B008",
"text": "ADD:Q.B #1, @H'F9B0",
"mnemonic": "ADD:Q.B",
"operands": "#1, @H'F9B0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63920,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 15998,
"address_region": "program_or_external",
"bytes": "15F9B0D7",
"text": "BCLR.B #7, @H'F9B0",
"mnemonic": "BCLR.B",
"operands": "#7, @H'F9B0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63920,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16002,
"address_region": "program_or_external",
"bytes": "15F9B080",
"text": "MOV:G.B @H'F9B0, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F9B0, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63920,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16006,
"address_region": "program_or_external",
"bytes": "A008",
"text": "ADD:Q.B #1, R0",
"mnemonic": "ADD:Q.B",
"operands": "#1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16008,
"address_region": "program_or_external",
"bytes": "047F50",
"text": "AND.B #H'7F, R0",
"mnemonic": "AND.B",
"operands": "#H'7F, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16011,
"address_region": "program_or_external",
"bytes": "15F9B570",
"text": "CMP:G.B @H'F9B5, R0",
"mnemonic": "CMP:G.B",
"operands": "@H'F9B5, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63925,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16015,
"address_region": "program_or_external",
"bytes": "2609",
"text": "BNE loc_3E9A",
"mnemonic": "BNE",
"operands": "loc_3E9A",
"kind": "branch",
"targets": [
16026
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16017,
"address_region": "program_or_external",
"bytes": "120C",
"text": "STM.W {R2,R3}, @-SP",
"mnemonic": "STM.W",
"operands": "{R2,R3}, @-SP",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 12,
"note": "6+3n, n=2",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16019,
"address_region": "program_or_external",
"bytes": "1E013D",
"text": "BSR loc_3FD3",
"mnemonic": "BSR",
"operands": "loc_3FD3",
"kind": "call",
"targets": [
16339
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16022,
"address_region": "program_or_external",
"bytes": "020C",
"text": "LDM.W @SP+, {R2,R3}",
"mnemonic": "LDM.W",
"operands": "@SP+, {R2,R3}",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 14,
"note": "6+4n, n=2",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16024,
"address_region": "program_or_external",
"bytes": "20E8",
"text": "BRA loc_3E82",
"mnemonic": "BRA",
"operands": "loc_3E82",
"kind": "jump",
"targets": [
16002
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16026,
"address_region": "program_or_external",
"bytes": "A2F6",
"text": "BTST.B #6, R2",
"mnemonic": "BTST.B",
"operands": "#6, R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16028,
"address_region": "program_or_external",
"bytes": "272D",
"text": "BEQ loc_3ECB",
"mnemonic": "BEQ",
"operands": "loc_3ECB",
"kind": "branch",
"targets": [
16075
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16030,
"address_region": "program_or_external",
"bytes": "15F9B980",
"text": "MOV:G.B @H'F9B9, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F9B9, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63929,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16034,
"address_region": "program_or_external",
"bytes": "A012",
"text": "EXTU.B R0",
"mnemonic": "EXTU.B",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16036,
"address_region": "program_or_external",
"bytes": "A81A",
"text": "SHLL.W R0",
"mnemonic": "SHLL.W",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16038,
"address_region": "program_or_external",
"bytes": "15F9B481",
"text": "MOV:G.B @H'F9B4, R1",
"mnemonic": "MOV:G.B",
"operands": "@H'F9B4, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63924,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16042,
"address_region": "program_or_external",
"bytes": "A112",
"text": "EXTU.B R1",
"mnemonic": "EXTU.B",
"operands": "R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16044,
"address_region": "program_or_external",
"bytes": "A91A",
"text": "SHLL.W R1",
"mnemonic": "SHLL.W",
"operands": "R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16046,
"address_region": "program_or_external",
"bytes": "A071",
"text": "CMP:G.B R0, R1",
"mnemonic": "CMP:G.B",
"operands": "R0, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16048,
"address_region": "program_or_external",
"bytes": "270D",
"text": "BEQ loc_3EBF",
"mnemonic": "BEQ",
"operands": "loc_3EBF",
"kind": "branch",
"targets": [
16063
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16050,
"address_region": "program_or_external",
"bytes": "F8F97073",
"text": "CMP:G.W @(-H'0690,R0), R3",
"mnemonic": "CMP:G.W",
"operands": "@(-H'0690,R0), R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16054,
"address_region": "program_or_external",
"bytes": "2713",
"text": "BEQ loc_3ECB",
"mnemonic": "BEQ",
"operands": "loc_3ECB",
"kind": "branch",
"targets": [
16075
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16056,
"address_region": "program_or_external",
"bytes": "A009",
"text": "ADD:Q.B #2, R0",
"mnemonic": "ADD:Q.B",
"operands": "#2, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16058,
"address_region": "program_or_external",
"bytes": "043F50",
"text": "AND.B #H'3F, R0",
"mnemonic": "AND.B",
"operands": "#H'3F, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16061,
"address_region": "program_or_external",
"bytes": "20EF",
"text": "BRA loc_3EAE",
"mnemonic": "BRA",
"operands": "loc_3EAE",
"kind": "jump",
"targets": [
16046
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16063,
"address_region": "program_or_external",
"bytes": "F9F97093",
"text": "MOV:G.W R3, @(-H'0690,R1)",
"mnemonic": "MOV:G.W",
"operands": "R3, @(-H'0690,R1)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16067,
"address_region": "program_or_external",
"bytes": "15F9B408",
"text": "ADD:Q.B #1, @H'F9B4",
"mnemonic": "ADD:Q.B",
"operands": "#1, @H'F9B4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63924,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16071,
"address_region": "program_or_external",
"bytes": "15F9B4D5",
"text": "BCLR.B #5, @H'F9B4",
"mnemonic": "BCLR.B",
"operands": "#5, @H'F9B4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63924,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16075,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16076,
"address_region": "program_or_external",
"bytes": "121F",
"text": "STM.W {R0,R1,R2,R3,R4}, @-SP",
"mnemonic": "STM.W",
"operands": "{R0,R1,R2,R3,R4}, @-SP",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 21,
"note": "6+3n, n=5",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16078,
"address_region": "program_or_external",
"bytes": "A512",
"text": "EXTU.B R5",
"mnemonic": "EXTU.B",
"operands": "R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16080,
"address_region": "program_or_external",
"bytes": "4503",
"text": "CMP:E #H'03, R5",
"mnemonic": "CMP:E",
"operands": "#H'03, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16082,
"address_region": "program_or_external",
"bytes": "2305",
"text": "BLS loc_3ED9",
"mnemonic": "BLS",
"operands": "loc_3ED9",
"kind": "branch",
"targets": [
16089
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16084,
"address_region": "program_or_external",
"bytes": "1E0069",
"text": "BSR loc_3F40",
"mnemonic": "BSR",
"operands": "loc_3F40",
"kind": "call",
"targets": [
16192
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16087,
"address_region": "program_or_external",
"bytes": "204C",
"text": "BRA loc_3F25",
"mnemonic": "BRA",
"operands": "loc_3F25",
"kind": "jump",
"targets": [
16165
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16089,
"address_region": "program_or_external",
"bytes": "A583",
"text": "MOV:G.B R5, R3",
"mnemonic": "MOV:G.B",
"operands": "R5, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16091,
"address_region": "program_or_external",
"bytes": "4500",
"text": "CMP:E #H'00, R5",
"mnemonic": "CMP:E",
"operands": "#H'00, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16093,
"address_region": "program_or_external",
"bytes": "270A",
"text": "BEQ loc_3EE9",
"mnemonic": "BEQ",
"operands": "loc_3EE9",
"kind": "branch",
"targets": [
16105
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16095,
"address_region": "program_or_external",
"bytes": "4501",
"text": "CMP:E #H'01, R5",
"mnemonic": "CMP:E",
"operands": "#H'01, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16097,
"address_region": "program_or_external",
"bytes": "270B",
"text": "BEQ loc_3EEE",
"mnemonic": "BEQ",
"operands": "loc_3EEE",
"kind": "branch",
"targets": [
16110
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16099,
"address_region": "program_or_external",
"bytes": "4502",
"text": "CMP:E #H'02, R5",
"mnemonic": "CMP:E",
"operands": "#H'02, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16101,
"address_region": "program_or_external",
"bytes": "270C",
"text": "BEQ loc_3EF3",
"mnemonic": "BEQ",
"operands": "loc_3EF3",
"kind": "branch",
"targets": [
16115
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16103,
"address_region": "program_or_external",
"bytes": "200F",
"text": "BRA loc_3EF8",
"mnemonic": "BRA",
"operands": "loc_3EF8",
"kind": "jump",
"targets": [
16120
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16105,
"address_region": "program_or_external",
"bytes": "5D0080",
"text": "MOV:I.W #H'0080, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0080, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16108,
"address_region": "program_or_external",
"bytes": "200D",
"text": "BRA loc_3EFB",
"mnemonic": "BRA",
"operands": "loc_3EFB",
"kind": "jump",
"targets": [
16123
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16110,
"address_region": "program_or_external",
"bytes": "5D00C0",
"text": "MOV:I.W #H'00C0, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'00C0, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16113,
"address_region": "program_or_external",
"bytes": "2008",
"text": "BRA loc_3EFB",
"mnemonic": "BRA",
"operands": "loc_3EFB",
"kind": "jump",
"targets": [
16123
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16115,
"address_region": "program_or_external",
"bytes": "5D0090",
"text": "MOV:I.W #H'0090, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0090, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16118,
"address_region": "program_or_external",
"bytes": "2003",
"text": "BRA loc_3EFB",
"mnemonic": "BRA",
"operands": "loc_3EFB",
"kind": "jump",
"targets": [
16123
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16120,
"address_region": "program_or_external",
"bytes": "5D00D0",
"text": "MOV:I.W #H'00D0, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'00D0, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16123,
"address_region": "program_or_external",
"bytes": "0410AB",
"text": "MULXU.B #H'10, R3",
"mnemonic": "MULXU.B",
"operands": "#H'10, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 19,
"base_cycles": 19,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16126,
"address_region": "program_or_external",
"bytes": "0CFAB023",
"text": "ADD:G.W #H'FAB0, R3",
"mnemonic": "ADD:G.W",
"operands": "#H'FAB0, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16130,
"address_region": "program_or_external",
"bytes": "A913",
"text": "CLR.W R1",
"mnemonic": "CLR.W",
"operands": "R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16132,
"address_region": "program_or_external",
"bytes": "F1FAF082",
"text": "MOV:G.B @(-H'0510,R1), R2",
"mnemonic": "MOV:G.B",
"operands": "@(-H'0510,R1), R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16136,
"address_region": "program_or_external",
"bytes": "D372",
"text": "CMP:G.B @R3, R2",
"mnemonic": "CMP:G.B",
"operands": "@R3, R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 5,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16138,
"address_region": "program_or_external",
"bytes": "2704",
"text": "BEQ loc_3F10",
"mnemonic": "BEQ",
"operands": "loc_3F10",
"kind": "branch",
"targets": [
16144
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16140,
"address_region": "program_or_external",
"bytes": "D392",
"text": "MOV:G.B R2, @R3",
"mnemonic": "MOV:G.B",
"operands": "R2, @R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 5,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16142,
"address_region": "program_or_external",
"bytes": "0E18",
"text": "BSR loc_3F28",
"mnemonic": "BSR",
"operands": "loc_3F28",
"kind": "call",
"targets": [
16168
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16144,
"address_region": "program_or_external",
"bytes": "A108",
"text": "ADD:Q.B #1, R1",
"mnemonic": "ADD:Q.B",
"operands": "#1, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16146,
"address_region": "program_or_external",
"bytes": "A308",
"text": "ADD:Q.B #1, R3",
"mnemonic": "ADD:Q.B",
"operands": "#1, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16148,
"address_region": "program_or_external",
"bytes": "4110",
"text": "CMP:E #H'10, R1",
"mnemonic": "CMP:E",
"operands": "#H'10, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16150,
"address_region": "program_or_external",
"bytes": "2702",
"text": "BEQ loc_3F1A",
"mnemonic": "BEQ",
"operands": "loc_3F1A",
"kind": "branch",
"targets": [
16154
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16152,
"address_region": "program_or_external",
"bytes": "20EA",
"text": "BRA loc_3F04",
"mnemonic": "BRA",
"operands": "loc_3F04",
"kind": "jump",
"targets": [
16132
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16154,
"address_region": "program_or_external",
"bytes": "1DFB000700E0",
"text": "MOV:G.W #H'00E0, @H'FB00",
"mnemonic": "MOV:G.W",
"operands": "#H'00E0, @H'FB00",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 11,
"base_cycles": 9,
"alignment_adjustment": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64256,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16160,
"address_region": "program_or_external",
"bytes": "5C00E0",
"text": "MOV:I.W #H'00E0, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'00E0, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16163,
"address_region": "program_or_external",
"bytes": "0E1B",
"text": "BSR loc_3F40",
"mnemonic": "BSR",
"operands": "loc_3F40",
"kind": "call",
"targets": [
16192
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16165,
"address_region": "program_or_external",
"bytes": "021F",
"text": "LDM.W @SP+, {R0,R1,R2,R3,R4}",
"mnemonic": "LDM.W",
"operands": "@SP+, {R0,R1,R2,R3,R4}",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 26,
"note": "6+4n, n=5",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16167,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16168,
"address_region": "program_or_external",
"bytes": "AD84",
"text": "MOV:G.W R5, R4",
"mnemonic": "MOV:G.W",
"operands": "R5, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16170,
"address_region": "program_or_external",
"bytes": "A124",
"text": "ADD:G.B R1, R4",
"mnemonic": "ADD:G.B",
"operands": "R1, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16172,
"address_region": "program_or_external",
"bytes": "1DFB0074",
"text": "CMP:G.W @H'FB00, R4",
"mnemonic": "CMP:G.W",
"operands": "@H'FB00, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64256,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16176,
"address_region": "program_or_external",
"bytes": "2706",
"text": "BEQ loc_3F38",
"mnemonic": "BEQ",
"operands": "loc_3F38",
"kind": "branch",
"targets": [
16184
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16178,
"address_region": "program_or_external",
"bytes": "1DFB0094",
"text": "MOV:G.W R4, @H'FB00",
"mnemonic": "MOV:G.W",
"operands": "R4, @H'FB00",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64256,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16182,
"address_region": "program_or_external",
"bytes": "0E08",
"text": "BSR loc_3F40",
"mnemonic": "BSR",
"operands": "loc_3F40",
"kind": "call",
"targets": [
16192
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16184,
"address_region": "program_or_external",
"bytes": "5C0200",
"text": "MOV:I.W #H'0200, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0200, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16187,
"address_region": "program_or_external",
"bytes": "A224",
"text": "ADD:G.B R2, R4",
"mnemonic": "ADD:G.B",
"operands": "R2, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16189,
"address_region": "program_or_external",
"bytes": "0E01",
"text": "BSR loc_3F40",
"mnemonic": "BSR",
"operands": "loc_3F40",
"kind": "call",
"targets": [
16192
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16191,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16192,
"address_region": "program_or_external",
"bytes": "BF98",
"text": "STC.W SR, @-R7",
"mnemonic": "STC.W",
"operands": "SR, @-R7",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 7,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16194,
"address_region": "program_or_external",
"bytes": "0C00FF58",
"text": "ANDC.W #H'00FF, SR",
"mnemonic": "ANDC.W",
"operands": "#H'00FF, SR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16198,
"address_region": "program_or_external",
"bytes": "0C060048",
"text": "ORC.W #H'0600, SR",
"mnemonic": "ORC.W",
"operands": "#H'0600, SR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16202,
"address_region": "program_or_external",
"bytes": "15F2000080",
"text": "MOVFPE.B @H'F200, R0",
"mnemonic": "MOVFPE.B",
"operands": "@H'F200, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 13,
"note": "E-clock peripheral transfer",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61952,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 16207,
"address_region": "program_or_external",
"bytes": "A0F7",
"text": "BTST.B #7, R0",
"mnemonic": "BTST.B",
"operands": "#7, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16209,
"address_region": "program_or_external",
"bytes": "26F7",
"text": "BNE loc_3F4A",
"mnemonic": "BNE",
"operands": "loc_3F4A",
"kind": "branch",
"targets": [
16202
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16211,
"address_region": "program_or_external",
"bytes": "ACF8",
"text": "BTST.W #8, R4",
"mnemonic": "BTST.W",
"operands": "#8, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16213,
"address_region": "program_or_external",
"bytes": "2616",
"text": "BNE loc_3F6D",
"mnemonic": "BNE",
"operands": "loc_3F6D",
"kind": "branch",
"targets": [
16237
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16215,
"address_region": "program_or_external",
"bytes": "ACF9",
"text": "BTST.W #9, R4",
"mnemonic": "BTST.W",
"operands": "#9, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16217,
"address_region": "program_or_external",
"bytes": "2607",
"text": "BNE loc_3F62",
"mnemonic": "BNE",
"operands": "loc_3F62",
"kind": "branch",
"targets": [
16226
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16219,
"address_region": "program_or_external",
"bytes": "15F2000094",
"text": "MOVTPE.B R4, @H'F200",
"mnemonic": "MOVTPE.B",
"operands": "R4, @H'F200",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 13,
"note": "E-clock peripheral transfer",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61952,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 16224,
"address_region": "program_or_external",
"bytes": "2010",
"text": "BRA loc_3F72",
"mnemonic": "BRA",
"operands": "loc_3F72",
"kind": "jump",
"targets": [
16242
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16226,
"address_region": "program_or_external",
"bytes": "15F2010094",
"text": "MOVTPE.B R4, @H'F201",
"mnemonic": "MOVTPE.B",
"operands": "R4, @H'F201",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 13,
"note": "E-clock peripheral transfer",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61953,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 16231,
"address_region": "program_or_external",
"bytes": "1DFB0008",
"text": "ADD:Q.W #1, @H'FB00",
"mnemonic": "ADD:Q.W",
"operands": "#1, @H'FB00",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64256,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16235,
"address_region": "program_or_external",
"bytes": "2005",
"text": "BRA loc_3F72",
"mnemonic": "BRA",
"operands": "loc_3F72",
"kind": "jump",
"targets": [
16242
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16237,
"address_region": "program_or_external",
"bytes": "15F2010084",
"text": "MOVFPE.B @H'F201, R4",
"mnemonic": "MOVFPE.B",
"operands": "@H'F201, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 13,
"note": "E-clock peripheral transfer",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 61953,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 16242,
"address_region": "program_or_external",
"bytes": "CF88",
"text": "LDC.W @R7+, SR",
"mnemonic": "LDC.W",
"operands": "@R7+, SR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16244,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16246,
"address_region": "program_or_external",
"bytes": "582710",
"text": "MOV:I.W #H'2710, R0",
"mnemonic": "MOV:I.W",
"operands": "#H'2710, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16249,
"address_region": "program_or_external",
"bytes": "59C350",
"text": "MOV:I.W #H'C350, R1",
"mnemonic": "MOV:I.W",
"operands": "#H'C350, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16252,
"address_region": "program_or_external",
"bytes": "15FE82D7",
"text": "BCLR.B #7, @P1DR",
"mnemonic": "BCLR.B",
"operands": "#7, @P1DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65154,
"name": "P1DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear bit 7 of P1DR",
"valid": true
},
{
"address": 16256,
"address_region": "program_or_external",
"bytes": "01B8F9",
"text": "SCB/F R0, loc_3F7C",
"mnemonic": "SCB/F",
"operands": "R0, loc_3F7C",
"kind": "branch",
"targets": [
16252
],
"cycles": {
"false": 3,
"count_minus_1": 4,
"taken": 8,
"base_taken": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16259,
"address_region": "program_or_external",
"bytes": "15FE82C7",
"text": "BSET.B #7, @P1DR",
"mnemonic": "BSET.B",
"operands": "#7, @P1DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65154,
"name": "P1DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 7 of P1DR",
"valid": true
},
{
"address": 16263,
"address_region": "program_or_external",
"bytes": "01B9F9",
"text": "SCB/F R1, loc_3F83",
"mnemonic": "SCB/F",
"operands": "R1, loc_3F83",
"kind": "branch",
"targets": [
16259
],
"cycles": {
"false": 3,
"count_minus_1": 4,
"taken": 9,
"base_taken": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16266,
"address_region": "program_or_external",
"bytes": "A813",
"text": "CLR.W R0",
"mnemonic": "CLR.W",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16268,
"address_region": "program_or_external",
"bytes": "F8E00013",
"text": "CLR.W @(-H'2000,R0)",
"mnemonic": "CLR.W",
"operands": "@(-H'2000,R0)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16272,
"address_region": "program_or_external",
"bytes": "F8E80013",
"text": "CLR.W @(-H'1800,R0)",
"mnemonic": "CLR.W",
"operands": "@(-H'1800,R0)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16276,
"address_region": "program_or_external",
"bytes": "F8F68013",
"text": "CLR.W @(-H'0980,R0)",
"mnemonic": "CLR.W",
"operands": "@(-H'0980,R0)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16280,
"address_region": "program_or_external",
"bytes": "A809",
"text": "ADD:Q.W #2, R0",
"mnemonic": "ADD:Q.W",
"operands": "#2, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16282,
"address_region": "program_or_external",
"bytes": "480800",
"text": "CMP:I #H'0800, R0",
"mnemonic": "CMP:I",
"operands": "#H'0800, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16285,
"address_region": "program_or_external",
"bytes": "26ED",
"text": "BNE loc_3F8C",
"mnemonic": "BNE",
"operands": "loc_3F8C",
"kind": "branch",
"targets": [
16268
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16287,
"address_region": "program_or_external",
"bytes": "1E036A",
"text": "BSR loc_430C",
"mnemonic": "BSR",
"operands": "loc_430C",
"kind": "call",
"targets": [
17164
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16290,
"address_region": "program_or_external",
"bytes": "1E037F",
"text": "BSR loc_4324",
"mnemonic": "BSR",
"operands": "loc_4324",
"kind": "call",
"targets": [
17188
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16293,
"address_region": "program_or_external",
"bytes": "1E00EE",
"text": "BSR loc_4096",
"mnemonic": "BSR",
"operands": "loc_4096",
"kind": "call",
"targets": [
16534
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16296,
"address_region": "program_or_external",
"bytes": "1E0110",
"text": "BSR loc_40BB",
"mnemonic": "BSR",
"operands": "loc_40BB",
"kind": "call",
"targets": [
16571
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16299,
"address_region": "program_or_external",
"bytes": "1E0269",
"text": "BSR loc_4217",
"mnemonic": "BSR",
"operands": "loc_4217",
"kind": "call",
"targets": [
16919
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16302,
"address_region": "program_or_external",
"bytes": "1E039B",
"text": "BSR loc_434C",
"mnemonic": "BSR",
"operands": "loc_434C",
"kind": "call",
"targets": [
17228
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16305,
"address_region": "program_or_external",
"bytes": "1DFEEC075A00",
"text": "MOV:G.W #H'5A00, @WDT_TCSR_R",
"mnemonic": "MOV:G.W",
"operands": "#H'5A00, @WDT_TCSR_R",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65260,
"name": "WDT_TCSR_R",
"region": "register_field",
"kind": "registers"
}
],
"comment": "WDT_TCSR_R = H'5A00 (OVF=0 WT/IT=0 TME=0 CKS2=0 CKS1=0 CKS0=0; TCNT password H'5A, counter write H'00)",
"valid": true
},
{
"address": 16311,
"address_region": "program_or_external",
"bytes": "15F79413",
"text": "CLR.B @H'F794",
"mnemonic": "CLR.B",
"operands": "@H'F794",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63380,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16315,
"address_region": "program_or_external",
"bytes": "0E16",
"text": "BSR loc_3FD3",
"mnemonic": "BSR",
"operands": "loc_3FD3",
"kind": "call",
"targets": [
16339
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16317,
"address_region": "program_or_external",
"bytes": "1E7BEB",
"text": "BSR loc_BBAB",
"mnemonic": "BSR",
"operands": "loc_BBAB",
"kind": "call",
"targets": [
48043
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16320,
"address_region": "program_or_external",
"bytes": "0E2D",
"text": "BSR loc_3FEF",
"mnemonic": "BSR",
"operands": "loc_3FEF",
"kind": "call",
"targets": [
16367
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16322,
"address_region": "program_or_external",
"bytes": "1E0081",
"text": "BSR loc_4046",
"mnemonic": "BSR",
"operands": "loc_4046",
"kind": "call",
"targets": [
16454
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16325,
"address_region": "program_or_external",
"bytes": "1E7ED6",
"text": "BSR loc_BE9E",
"mnemonic": "BSR",
"operands": "loc_BE9E",
"kind": "call",
"targets": [
48798
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16328,
"address_region": "program_or_external",
"bytes": "1EE83B",
"text": "BSR loc_2806",
"mnemonic": "BSR",
"operands": "loc_2806",
"kind": "call",
"targets": [
10246
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16331,
"address_region": "program_or_external",
"bytes": "1EF962",
"text": "BSR loc_3930",
"mnemonic": "BSR",
"operands": "loc_3930",
"kind": "call",
"targets": [
14640
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16334,
"address_region": "program_or_external",
"bytes": "1ED60F",
"text": "BSR loc_15E0",
"mnemonic": "BSR",
"operands": "loc_15E0",
"kind": "call",
"targets": [
5600
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16337,
"address_region": "program_or_external",
"bytes": "20DE",
"text": "BRA loc_3FB1",
"mnemonic": "BRA",
"operands": "loc_3FB1",
"kind": "jump",
"targets": [
16305
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16339,
"address_region": "program_or_external",
"bytes": "15FAA216",
"text": "TST.B @H'FAA2",
"mnemonic": "TST.B",
"operands": "@H'FAA2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64162,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16343,
"address_region": "program_or_external",
"bytes": "2615",
"text": "BNE loc_3FEE",
"mnemonic": "BNE",
"operands": "loc_3FEE",
"kind": "branch",
"targets": [
16366
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16345,
"address_region": "program_or_external",
"bytes": "15FAA5F7",
"text": "BTST.B #7, @H'FAA5",
"mnemonic": "BTST.B",
"operands": "#7, @H'FAA5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64165,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16349,
"address_region": "program_or_external",
"bytes": "2706",
"text": "BEQ loc_3FE5",
"mnemonic": "BEQ",
"operands": "loc_3FE5",
"kind": "branch",
"targets": [
16357
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16351,
"address_region": "program_or_external",
"bytes": "15F9C316",
"text": "TST.B @H'F9C3",
"mnemonic": "TST.B",
"operands": "@H'F9C3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63939,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16355,
"address_region": "program_or_external",
"bytes": "2609",
"text": "BNE loc_3FEE",
"mnemonic": "BNE",
"operands": "loc_3FEE",
"kind": "branch",
"targets": [
16366
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16357,
"address_region": "program_or_external",
"bytes": "15F9C016",
"text": "TST.B @H'F9C0",
"mnemonic": "TST.B",
"operands": "@H'F9C0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63936,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16361,
"address_region": "program_or_external",
"bytes": "2603",
"text": "BNE loc_3FEE",
"mnemonic": "BNE",
"operands": "loc_3FEE",
"kind": "branch",
"targets": [
16366
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16363,
"address_region": "program_or_external",
"bytes": "1E7B04",
"text": "BSR loc_BAF2",
"mnemonic": "BSR",
"operands": "loc_BAF2",
"kind": "call",
"targets": [
47858
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16366,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16367,
"address_region": "program_or_external",
"bytes": "15F9C516",
"text": "TST.B @H'F9C5",
"mnemonic": "TST.B",
"operands": "@H'F9C5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63941,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16371,
"address_region": "program_or_external",
"bytes": "2612",
"text": "BNE loc_4007",
"mnemonic": "BNE",
"operands": "loc_4007",
"kind": "branch",
"targets": [
16391
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16373,
"address_region": "program_or_external",
"bytes": "15F9B513",
"text": "CLR.B @H'F9B5",
"mnemonic": "CLR.B",
"operands": "@H'F9B5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63925,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16377,
"address_region": "program_or_external",
"bytes": "15F9B013",
"text": "CLR.B @H'F9B0",
"mnemonic": "CLR.B",
"operands": "@H'F9B0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63920,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16381,
"address_region": "program_or_external",
"bytes": "15FAA5D7",
"text": "BCLR.B #7, @H'FAA5",
"mnemonic": "BCLR.B",
"operands": "#7, @H'FAA5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64165,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16385,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_400B",
"mnemonic": "BEQ",
"operands": "loc_400B",
"kind": "branch",
"targets": [
16395
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16387,
"address_region": "program_or_external",
"bytes": "0E07",
"text": "BSR loc_400C",
"mnemonic": "BSR",
"operands": "loc_400C",
"kind": "call",
"targets": [
16396
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16389,
"address_region": "program_or_external",
"bytes": "2004",
"text": "BRA loc_400B",
"mnemonic": "BRA",
"operands": "loc_400B",
"kind": "jump",
"targets": [
16395
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16391,
"address_region": "program_or_external",
"bytes": "15FAA5C7",
"text": "BSET.B #7, @H'FAA5",
"mnemonic": "BSET.B",
"operands": "#7, @H'FAA5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64165,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16395,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16396,
"address_region": "program_or_external",
"bytes": "15F73013",
"text": "CLR.B @H'F730",
"mnemonic": "CLR.B",
"operands": "@H'F730",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63280,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16400,
"address_region": "program_or_external",
"bytes": "15F75613",
"text": "CLR.B @H'F756",
"mnemonic": "CLR.B",
"operands": "@H'F756",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63318,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16404,
"address_region": "program_or_external",
"bytes": "15F75713",
"text": "CLR.B @H'F757",
"mnemonic": "CLR.B",
"operands": "@H'F757",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63319,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16408,
"address_region": "program_or_external",
"bytes": "15F75813",
"text": "CLR.B @H'F758",
"mnemonic": "CLR.B",
"operands": "@H'F758",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63320,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16412,
"address_region": "program_or_external",
"bytes": "15F75913",
"text": "CLR.B @H'F759",
"mnemonic": "CLR.B",
"operands": "@H'F759",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63321,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16416,
"address_region": "program_or_external",
"bytes": "1DF73213",
"text": "CLR.W @H'F732",
"mnemonic": "CLR.W",
"operands": "@H'F732",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63282,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16420,
"address_region": "program_or_external",
"bytes": "1DF75C13",
"text": "CLR.W @H'F75C",
"mnemonic": "CLR.W",
"operands": "@H'F75C",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63324,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16424,
"address_region": "program_or_external",
"bytes": "15FB0313",
"text": "CLR.B @H'FB03",
"mnemonic": "CLR.B",
"operands": "@H'FB03",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64259,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16428,
"address_region": "program_or_external",
"bytes": "1DE04613",
"text": "CLR.W @H'E046",
"mnemonic": "CLR.W",
"operands": "@H'E046",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 57414,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 16432,
"address_region": "program_or_external",
"bytes": "1DF76A13",
"text": "CLR.W @H'F76A",
"mnemonic": "CLR.W",
"operands": "@H'F76A",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63338,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16436,
"address_region": "program_or_external",
"bytes": "15F79113",
"text": "CLR.B @H'F791",
"mnemonic": "CLR.B",
"operands": "@H'F791",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63377,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16440,
"address_region": "program_or_external",
"bytes": "15F79513",
"text": "CLR.B @H'F795",
"mnemonic": "CLR.B",
"operands": "@H'F795",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63381,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16444,
"address_region": "program_or_external",
"bytes": "15F76E13",
"text": "CLR.B @H'F76E",
"mnemonic": "CLR.B",
"operands": "@H'F76E",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63342,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16448,
"address_region": "program_or_external",
"bytes": "0E33",
"text": "BSR loc_4075",
"mnemonic": "BSR",
"operands": "loc_4075",
"kind": "call",
"targets": [
16501
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16450,
"address_region": "program_or_external",
"bytes": "1E01D2",
"text": "BSR loc_4217",
"mnemonic": "BSR",
"operands": "loc_4217",
"kind": "call",
"targets": [
16919
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16453,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16454,
"address_region": "program_or_external",
"bytes": "15F9C416",
"text": "TST.B @H'F9C4",
"mnemonic": "TST.B",
"operands": "@H'F9C4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63940,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16458,
"address_region": "program_or_external",
"bytes": "260C",
"text": "BNE loc_4058",
"mnemonic": "BNE",
"operands": "loc_4058",
"kind": "branch",
"targets": [
16472
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16460,
"address_region": "program_or_external",
"bytes": "15FAA5F7",
"text": "BTST.B #7, @H'FAA5",
"mnemonic": "BTST.B",
"operands": "#7, @H'FAA5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64165,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16464,
"address_region": "program_or_external",
"bytes": "2707",
"text": "BEQ loc_4059",
"mnemonic": "BEQ",
"operands": "loc_4059",
"kind": "branch",
"targets": [
16473
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16466,
"address_region": "program_or_external",
"bytes": "15F9C316",
"text": "TST.B @H'F9C3",
"mnemonic": "TST.B",
"operands": "@H'F9C3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63939,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16470,
"address_region": "program_or_external",
"bytes": "2701",
"text": "BEQ loc_4059",
"mnemonic": "BEQ",
"operands": "loc_4059",
"kind": "branch",
"targets": [
16473
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16472,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16473,
"address_region": "program_or_external",
"bytes": "15F9B082",
"text": "MOV:G.B @H'F9B0, R2",
"mnemonic": "MOV:G.B",
"operands": "@H'F9B0, R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63920,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16477,
"address_region": "program_or_external",
"bytes": "A212",
"text": "EXTU.B R2",
"mnemonic": "EXTU.B",
"operands": "R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16479,
"address_region": "program_or_external",
"bytes": "15F9B572",
"text": "CMP:G.B @H'F9B5, R2",
"mnemonic": "CMP:G.B",
"operands": "@H'F9B5, R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63925,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16483,
"address_region": "program_or_external",
"bytes": "260F",
"text": "BNE loc_4074",
"mnemonic": "BNE",
"operands": "loc_4074",
"kind": "branch",
"targets": [
16500
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16485,
"address_region": "program_or_external",
"bytes": "A21A",
"text": "SHLL.B R2",
"mnemonic": "SHLL.B",
"operands": "R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16487,
"address_region": "program_or_external",
"bytes": "FAF8700600",
"text": "MOV:G.W #H'00, @(-H'0790,R2)",
"mnemonic": "MOV:G.W",
"operands": "#H'00, @(-H'0790,R2)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 11,
"base_cycles": 9,
"alignment_adjustment": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16492,
"address_region": "program_or_external",
"bytes": "15F9B008",
"text": "ADD:Q.B #1, @H'F9B0",
"mnemonic": "ADD:Q.B",
"operands": "#1, @H'F9B0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63920,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16496,
"address_region": "program_or_external",
"bytes": "15F9B0D7",
"text": "BCLR.B #7, @H'F9B0",
"mnemonic": "BCLR.B",
"operands": "#7, @H'F9B0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63920,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16500,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16501,
"address_region": "program_or_external",
"bytes": "A813",
"text": "CLR.W R0",
"mnemonic": "CLR.W",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16503,
"address_region": "program_or_external",
"bytes": "F8E00013",
"text": "CLR.W @(-H'2000,R0)",
"mnemonic": "CLR.W",
"operands": "@(-H'2000,R0)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16507,
"address_region": "program_or_external",
"bytes": "F8E40013",
"text": "CLR.W @(-H'1C00,R0)",
"mnemonic": "CLR.W",
"operands": "@(-H'1C00,R0)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16511,
"address_region": "program_or_external",
"bytes": "F8E80013",
"text": "CLR.W @(-H'1800,R0)",
"mnemonic": "CLR.W",
"operands": "@(-H'1800,R0)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16515,
"address_region": "program_or_external",
"bytes": "480200",
"text": "CMP:I #H'0200, R0",
"mnemonic": "CMP:I",
"operands": "#H'0200, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16518,
"address_region": "program_or_external",
"bytes": "2404",
"text": "BCC loc_408C",
"mnemonic": "BCC",
"operands": "loc_408C",
"kind": "branch",
"targets": [
16524
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16520,
"address_region": "program_or_external",
"bytes": "F8EC0013",
"text": "CLR.W @(-H'1400,R0)",
"mnemonic": "CLR.W",
"operands": "@(-H'1400,R0)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16524,
"address_region": "program_or_external",
"bytes": "A809",
"text": "ADD:Q.W #2, R0",
"mnemonic": "ADD:Q.W",
"operands": "#2, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16526,
"address_region": "program_or_external",
"bytes": "480400",
"text": "CMP:I #H'0400, R0",
"mnemonic": "CMP:I",
"operands": "#H'0400, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16529,
"address_region": "program_or_external",
"bytes": "26E4",
"text": "BNE loc_4077",
"mnemonic": "BNE",
"operands": "loc_4077",
"kind": "branch",
"targets": [
16503
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16531,
"address_region": "program_or_external",
"bytes": "0E01",
"text": "BSR loc_4096",
"mnemonic": "BSR",
"operands": "loc_4096",
"kind": "call",
"targets": [
16534
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16533,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16534,
"address_region": "program_or_external",
"bytes": "1DE000070080",
"text": "MOV:G.W #H'0080, @H'E000",
"mnemonic": "MOV:G.W",
"operands": "#H'0080, @H'E000",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 11,
"base_cycles": 9,
"alignment_adjustment": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 57344,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 16540,
"address_region": "program_or_external",
"bytes": "1DE006078000",
"text": "MOV:G.W #H'8000, @H'E006",
"mnemonic": "MOV:G.W",
"operands": "#H'8000, @H'E006",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 11,
"base_cycles": 9,
"alignment_adjustment": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 57350,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 16546,
"address_region": "program_or_external",
"bytes": "1DE08007FFFF",
"text": "MOV:G.W #H'FFFF, @H'E080",
"mnemonic": "MOV:G.W",
"operands": "#H'FFFF, @H'E080",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 11,
"base_cycles": 9,
"alignment_adjustment": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 57472,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 16552,
"address_region": "program_or_external",
"bytes": "1DE800070080",
"text": "MOV:G.W #H'0080, @H'E800",
"mnemonic": "MOV:G.W",
"operands": "#H'0080, @H'E800",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 11,
"base_cycles": 9,
"alignment_adjustment": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 59392,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 16558,
"address_region": "program_or_external",
"bytes": "1DE806078000",
"text": "MOV:G.W #H'8000, @H'E806",
"mnemonic": "MOV:G.W",
"operands": "#H'8000, @H'E806",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 11,
"base_cycles": 9,
"alignment_adjustment": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 59398,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 16564,
"address_region": "program_or_external",
"bytes": "1DE88007FFFF",
"text": "MOV:G.W #H'FFFF, @H'E880",
"mnemonic": "MOV:G.W",
"operands": "#H'FFFF, @H'E880",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 11,
"base_cycles": 9,
"alignment_adjustment": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 59520,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 16570,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16571,
"address_region": "program_or_external",
"bytes": "580040",
"text": "MOV:I.W #H'0040, R0",
"mnemonic": "MOV:I.W",
"operands": "#H'0040, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16574,
"address_region": "program_or_external",
"bytes": "F8F86E07FFFF",
"text": "MOV:G.W #H'FFFF, @(-H'0792,R0)",
"mnemonic": "MOV:G.W",
"operands": "#H'FFFF, @(-H'0792,R0)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16580,
"address_region": "program_or_external",
"bytes": "F8F8AE07FFFF",
"text": "MOV:G.W #H'FFFF, @(-H'0752,R0)",
"mnemonic": "MOV:G.W",
"operands": "#H'FFFF, @(-H'0752,R0)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16586,
"address_region": "program_or_external",
"bytes": "F8F8EE07FFFF",
"text": "MOV:G.W #H'FFFF, @(-H'0712,R0)",
"mnemonic": "MOV:G.W",
"operands": "#H'FFFF, @(-H'0712,R0)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16592,
"address_region": "program_or_external",
"bytes": "F8F92E07FFFF",
"text": "MOV:G.W #H'FFFF, @(-H'06D2,R0)",
"mnemonic": "MOV:G.W",
"operands": "#H'FFFF, @(-H'06D2,R0)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16598,
"address_region": "program_or_external",
"bytes": "F8F96E07FFFF",
"text": "MOV:G.W #H'FFFF, @(-H'0692,R0)",
"mnemonic": "MOV:G.W",
"operands": "#H'FFFF, @(-H'0692,R0)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16604,
"address_region": "program_or_external",
"bytes": "A80D",
"text": "ADD:Q.W #-2, R0",
"mnemonic": "ADD:Q.W",
"operands": "#-2, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16606,
"address_region": "program_or_external",
"bytes": "26DE",
"text": "BNE loc_40BE",
"mnemonic": "BNE",
"operands": "loc_40BE",
"kind": "branch",
"targets": [
16574
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16608,
"address_region": "program_or_external",
"bytes": "15F9C40614",
"text": "MOV:G.B #H'14, @H'F9C4",
"mnemonic": "MOV:G.B",
"operands": "#H'14, @H'F9C4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63940,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16613,
"address_region": "program_or_external",
"bytes": "15F6F70680",
"text": "MOV:G.B #H'80, @H'F6F7",
"mnemonic": "MOV:G.B",
"operands": "#H'80, @H'F6F7",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63223,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16618,
"address_region": "program_or_external",
"bytes": "15F6F80680",
"text": "MOV:G.B #H'80, @H'F6F8",
"mnemonic": "MOV:G.B",
"operands": "#H'80, @H'F6F8",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63224,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16623,
"address_region": "program_or_external",
"bytes": "15F6F90680",
"text": "MOV:G.B #H'80, @H'F6F9",
"mnemonic": "MOV:G.B",
"operands": "#H'80, @H'F6F9",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63225,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16628,
"address_region": "program_or_external",
"bytes": "15FE8EF7",
"text": "BTST.B #7, @P7DR",
"mnemonic": "BTST.B",
"operands": "#7, @P7DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65166,
"name": "P7DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "",
"valid": true
},
{
"address": 16632,
"address_region": "program_or_external",
"bytes": "2709",
"text": "BEQ loc_4103",
"mnemonic": "BEQ",
"operands": "loc_4103",
"kind": "branch",
"targets": [
16643
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16634,
"address_region": "program_or_external",
"bytes": "1DF402056B6F",
"text": "CMP:G.W #H'6B6F, @H'F402",
"mnemonic": "CMP:G.W",
"operands": "#H'6B6F, @H'F402",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 62466,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 16640,
"address_region": "program_or_external",
"bytes": "3700AD",
"text": "BEQ loc_41B0",
"mnemonic": "BEQ",
"operands": "loc_41B0",
"kind": "branch",
"targets": [
16816
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16643,
"address_region": "program_or_external",
"bytes": "580100",
"text": "MOV:I.W #H'0100, R0",
"mnemonic": "MOV:I.W",
"operands": "#H'0100, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16646,
"address_region": "program_or_external",
"bytes": "A80D",
"text": "ADD:Q.W #-2, R0",
"mnemonic": "ADD:Q.W",
"operands": "#-2, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16648,
"address_region": "program_or_external",
"bytes": "F8C96485",
"text": "MOV:G.W @(-H'369C,R0), R5",
"mnemonic": "MOV:G.W",
"operands": "@(-H'369C,R0), R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16652,
"address_region": "program_or_external",
"bytes": "F8F40095",
"text": "MOV:G.W R5, @(-H'0C00,R0)",
"mnemonic": "MOV:G.W",
"operands": "R5, @(-H'0C00,R0)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16656,
"address_region": "program_or_external",
"bytes": "BF90",
"text": "MOV:G.W R0, @-R7",
"mnemonic": "MOV:G.W",
"operands": "R0, @-R7",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 5,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16658,
"address_region": "program_or_external",
"bytes": "A884",
"text": "MOV:G.W R0, R4",
"mnemonic": "MOV:G.W",
"operands": "R0, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16660,
"address_region": "program_or_external",
"bytes": "18BFE0",
"text": "JSR @loc_BFE0",
"mnemonic": "JSR",
"operands": "@loc_BFE0",
"kind": "call",
"targets": [
49120
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16663,
"address_region": "program_or_external",
"bytes": "0C010024",
"text": "ADD:G.W #H'0100, R4",
"mnemonic": "ADD:G.W",
"operands": "#H'0100, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16667,
"address_region": "program_or_external",
"bytes": "18BFE0",
"text": "JSR @loc_BFE0",
"mnemonic": "JSR",
"operands": "@loc_BFE0",
"kind": "call",
"targets": [
49120
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16670,
"address_region": "program_or_external",
"bytes": "0C010024",
"text": "ADD:G.W #H'0100, R4",
"mnemonic": "ADD:G.W",
"operands": "#H'0100, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16674,
"address_region": "program_or_external",
"bytes": "18BFE0",
"text": "JSR @loc_BFE0",
"mnemonic": "JSR",
"operands": "@loc_BFE0",
"kind": "call",
"targets": [
49120
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16677,
"address_region": "program_or_external",
"bytes": "0C010024",
"text": "ADD:G.W #H'0100, R4",
"mnemonic": "ADD:G.W",
"operands": "#H'0100, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16681,
"address_region": "program_or_external",
"bytes": "18BFE0",
"text": "JSR @loc_BFE0",
"mnemonic": "JSR",
"operands": "@loc_BFE0",
"kind": "call",
"targets": [
49120
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16684,
"address_region": "program_or_external",
"bytes": "0C010024",
"text": "ADD:G.W #H'0100, R4",
"mnemonic": "ADD:G.W",
"operands": "#H'0100, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16688,
"address_region": "program_or_external",
"bytes": "18BFE0",
"text": "JSR @loc_BFE0",
"mnemonic": "JSR",
"operands": "@loc_BFE0",
"kind": "call",
"targets": [
49120
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16691,
"address_region": "program_or_external",
"bytes": "0C010024",
"text": "ADD:G.W #H'0100, R4",
"mnemonic": "ADD:G.W",
"operands": "#H'0100, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16695,
"address_region": "program_or_external",
"bytes": "18BFE0",
"text": "JSR @loc_BFE0",
"mnemonic": "JSR",
"operands": "@loc_BFE0",
"kind": "call",
"targets": [
49120
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16698,
"address_region": "program_or_external",
"bytes": "0C010024",
"text": "ADD:G.W #H'0100, R4",
"mnemonic": "ADD:G.W",
"operands": "#H'0100, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16702,
"address_region": "program_or_external",
"bytes": "18BFE0",
"text": "JSR @loc_BFE0",
"mnemonic": "JSR",
"operands": "@loc_BFE0",
"kind": "call",
"targets": [
49120
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16705,
"address_region": "program_or_external",
"bytes": "0C010024",
"text": "ADD:G.W #H'0100, R4",
"mnemonic": "ADD:G.W",
"operands": "#H'0100, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16709,
"address_region": "program_or_external",
"bytes": "18BFE0",
"text": "JSR @loc_BFE0",
"mnemonic": "JSR",
"operands": "@loc_BFE0",
"kind": "call",
"targets": [
49120
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16712,
"address_region": "program_or_external",
"bytes": "0C010024",
"text": "ADD:G.W #H'0100, R4",
"mnemonic": "ADD:G.W",
"operands": "#H'0100, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16716,
"address_region": "program_or_external",
"bytes": "18BFE0",
"text": "JSR @loc_BFE0",
"mnemonic": "JSR",
"operands": "@loc_BFE0",
"kind": "call",
"targets": [
49120
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16719,
"address_region": "program_or_external",
"bytes": "0C010024",
"text": "ADD:G.W #H'0100, R4",
"mnemonic": "ADD:G.W",
"operands": "#H'0100, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16723,
"address_region": "program_or_external",
"bytes": "18BFE0",
"text": "JSR @loc_BFE0",
"mnemonic": "JSR",
"operands": "@loc_BFE0",
"kind": "call",
"targets": [
49120
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16726,
"address_region": "program_or_external",
"bytes": "0C010024",
"text": "ADD:G.W #H'0100, R4",
"mnemonic": "ADD:G.W",
"operands": "#H'0100, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16730,
"address_region": "program_or_external",
"bytes": "18BFE0",
"text": "JSR @loc_BFE0",
"mnemonic": "JSR",
"operands": "@loc_BFE0",
"kind": "call",
"targets": [
49120
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16733,
"address_region": "program_or_external",
"bytes": "0C010024",
"text": "ADD:G.W #H'0100, R4",
"mnemonic": "ADD:G.W",
"operands": "#H'0100, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16737,
"address_region": "program_or_external",
"bytes": "18BFE0",
"text": "JSR @loc_BFE0",
"mnemonic": "JSR",
"operands": "@loc_BFE0",
"kind": "call",
"targets": [
49120
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16740,
"address_region": "program_or_external",
"bytes": "0C010024",
"text": "ADD:G.W #H'0100, R4",
"mnemonic": "ADD:G.W",
"operands": "#H'0100, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16744,
"address_region": "program_or_external",
"bytes": "18BFE0",
"text": "JSR @loc_BFE0",
"mnemonic": "JSR",
"operands": "@loc_BFE0",
"kind": "call",
"targets": [
49120
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16747,
"address_region": "program_or_external",
"bytes": "0C010024",
"text": "ADD:G.W #H'0100, R4",
"mnemonic": "ADD:G.W",
"operands": "#H'0100, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16751,
"address_region": "program_or_external",
"bytes": "18BFE0",
"text": "JSR @loc_BFE0",
"mnemonic": "JSR",
"operands": "@loc_BFE0",
"kind": "call",
"targets": [
49120
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16754,
"address_region": "program_or_external",
"bytes": "0C010024",
"text": "ADD:G.W #H'0100, R4",
"mnemonic": "ADD:G.W",
"operands": "#H'0100, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16758,
"address_region": "program_or_external",
"bytes": "18BFE0",
"text": "JSR @loc_BFE0",
"mnemonic": "JSR",
"operands": "@loc_BFE0",
"kind": "call",
"targets": [
49120
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16761,
"address_region": "program_or_external",
"bytes": "0C010024",
"text": "ADD:G.W #H'0100, R4",
"mnemonic": "ADD:G.W",
"operands": "#H'0100, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16765,
"address_region": "program_or_external",
"bytes": "18BFE0",
"text": "JSR @loc_BFE0",
"mnemonic": "JSR",
"operands": "@loc_BFE0",
"kind": "call",
"targets": [
49120
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16768,
"address_region": "program_or_external",
"bytes": "CF80",
"text": "MOV:G.W @R7+, R0",
"mnemonic": "MOV:G.W",
"operands": "@R7+, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 5,
"base_cycles": 5,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16770,
"address_region": "program_or_external",
"bytes": "2682",
"text": "BNE loc_4106",
"mnemonic": "BNE",
"operands": "loc_4106",
"kind": "branch",
"targets": [
16646
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16772,
"address_region": "program_or_external",
"bytes": "58000F",
"text": "MOV:I.W #H'000F, R0",
"mnemonic": "MOV:I.W",
"operands": "#H'000F, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16775,
"address_region": "program_or_external",
"bytes": "BF90",
"text": "MOV:G.W R0, @-R7",
"mnemonic": "MOV:G.W",
"operands": "R0, @-R7",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 5,
"base_cycles": 5,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16777,
"address_region": "program_or_external",
"bytes": "A884",
"text": "MOV:G.W R0, R4",
"mnemonic": "MOV:G.W",
"operands": "R0, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16779,
"address_region": "program_or_external",
"bytes": "A410",
"text": "SWAP.B R4",
"mnemonic": "SWAP.B",
"operands": "R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16781,
"address_region": "program_or_external",
"bytes": "5D2020",
"text": "MOV:I.W #H'2020, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'2020, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16784,
"address_region": "program_or_external",
"bytes": "18BFE0",
"text": "JSR @loc_BFE0",
"mnemonic": "JSR",
"operands": "@loc_BFE0",
"kind": "call",
"targets": [
49120
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16787,
"address_region": "program_or_external",
"bytes": "AC09",
"text": "ADD:Q.W #2, R4",
"mnemonic": "ADD:Q.W",
"operands": "#2, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16789,
"address_region": "program_or_external",
"bytes": "5D2020",
"text": "MOV:I.W #H'2020, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'2020, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16792,
"address_region": "program_or_external",
"bytes": "18BFE0",
"text": "JSR @loc_BFE0",
"mnemonic": "JSR",
"operands": "@loc_BFE0",
"kind": "call",
"targets": [
49120
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16795,
"address_region": "program_or_external",
"bytes": "AC09",
"text": "ADD:Q.W #2, R4",
"mnemonic": "ADD:Q.W",
"operands": "#2, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16797,
"address_region": "program_or_external",
"bytes": "5D2020",
"text": "MOV:I.W #H'2020, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'2020, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16800,
"address_region": "program_or_external",
"bytes": "18BFE0",
"text": "JSR @loc_BFE0",
"mnemonic": "JSR",
"operands": "@loc_BFE0",
"kind": "call",
"targets": [
49120
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16803,
"address_region": "program_or_external",
"bytes": "AC09",
"text": "ADD:Q.W #2, R4",
"mnemonic": "ADD:Q.W",
"operands": "#2, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16805,
"address_region": "program_or_external",
"bytes": "5D2020",
"text": "MOV:I.W #H'2020, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'2020, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16808,
"address_region": "program_or_external",
"bytes": "18BFE0",
"text": "JSR @loc_BFE0",
"mnemonic": "JSR",
"operands": "@loc_BFE0",
"kind": "call",
"targets": [
49120
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16811,
"address_region": "program_or_external",
"bytes": "CF80",
"text": "MOV:G.W @R7+, R0",
"mnemonic": "MOV:G.W",
"operands": "@R7+, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 5,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16813,
"address_region": "program_or_external",
"bytes": "01B8D7",
"text": "SCB/F R0, loc_4187",
"mnemonic": "SCB/F",
"operands": "R0, loc_4187",
"kind": "branch",
"targets": [
16775
],
"cycles": {
"false": 3,
"count_minus_1": 4,
"taken": 9,
"base_taken": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16816,
"address_region": "program_or_external",
"bytes": "2020",
"text": "BRA loc_41D2",
"mnemonic": "BRA",
"operands": "loc_41D2",
"kind": "jump",
"targets": [
16850
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16850,
"address_region": "program_or_external",
"bytes": "58000F",
"text": "MOV:I.W #H'000F, R0",
"mnemonic": "MOV:I.W",
"operands": "#H'000F, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16853,
"address_region": "program_or_external",
"bytes": "A881",
"text": "MOV:G.W R0, R1",
"mnemonic": "MOV:G.W",
"operands": "R0, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16855,
"address_region": "program_or_external",
"bytes": "A11A",
"text": "SHLL.B R1",
"mnemonic": "SHLL.B",
"operands": "R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16857,
"address_region": "program_or_external",
"bytes": "A11A",
"text": "SHLL.B R1",
"mnemonic": "SHLL.B",
"operands": "R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16859,
"address_region": "program_or_external",
"bytes": "A11A",
"text": "SHLL.B R1",
"mnemonic": "SHLL.B",
"operands": "R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16861,
"address_region": "program_or_external",
"bytes": "A884",
"text": "MOV:G.W R0, R4",
"mnemonic": "MOV:G.W",
"operands": "R0, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16863,
"address_region": "program_or_external",
"bytes": "A410",
"text": "SWAP.B R4",
"mnemonic": "SWAP.B",
"operands": "R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16865,
"address_region": "program_or_external",
"bytes": "1203",
"text": "STM.W {R0,R1}, @-SP",
"mnemonic": "STM.W",
"operands": "{R0,R1}, @-SP",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 12,
"note": "6+3n, n=2",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16867,
"address_region": "program_or_external",
"bytes": "18BFFE",
"text": "JSR @loc_BFFE",
"mnemonic": "JSR",
"operands": "@loc_BFFE",
"kind": "call",
"targets": [
49150
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16870,
"address_region": "program_or_external",
"bytes": "0203",
"text": "LDM.W @SP+, {R0,R1}",
"mnemonic": "LDM.W",
"operands": "@SP+, {R0,R1}",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 14,
"note": "6+4n, n=2",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16872,
"address_region": "program_or_external",
"bytes": "F9F7B095",
"text": "MOV:G.W R5, @(-H'0850,R1)",
"mnemonic": "MOV:G.W",
"operands": "R5, @(-H'0850,R1)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16876,
"address_region": "program_or_external",
"bytes": "AC09",
"text": "ADD:Q.W #2, R4",
"mnemonic": "ADD:Q.W",
"operands": "#2, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16878,
"address_region": "program_or_external",
"bytes": "1203",
"text": "STM.W {R0,R1}, @-SP",
"mnemonic": "STM.W",
"operands": "{R0,R1}, @-SP",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 12,
"note": "6+3n, n=2",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16880,
"address_region": "program_or_external",
"bytes": "18BFFE",
"text": "JSR @loc_BFFE",
"mnemonic": "JSR",
"operands": "@loc_BFFE",
"kind": "call",
"targets": [
49150
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16883,
"address_region": "program_or_external",
"bytes": "0203",
"text": "LDM.W @SP+, {R0,R1}",
"mnemonic": "LDM.W",
"operands": "@SP+, {R0,R1}",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 14,
"note": "6+4n, n=2",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16885,
"address_region": "program_or_external",
"bytes": "F9F7B295",
"text": "MOV:G.W R5, @(-H'084E,R1)",
"mnemonic": "MOV:G.W",
"operands": "R5, @(-H'084E,R1)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16889,
"address_region": "program_or_external",
"bytes": "AC09",
"text": "ADD:Q.W #2, R4",
"mnemonic": "ADD:Q.W",
"operands": "#2, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16891,
"address_region": "program_or_external",
"bytes": "1203",
"text": "STM.W {R0,R1}, @-SP",
"mnemonic": "STM.W",
"operands": "{R0,R1}, @-SP",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 12,
"note": "6+3n, n=2",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16893,
"address_region": "program_or_external",
"bytes": "18BFFE",
"text": "JSR @loc_BFFE",
"mnemonic": "JSR",
"operands": "@loc_BFFE",
"kind": "call",
"targets": [
49150
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16896,
"address_region": "program_or_external",
"bytes": "0203",
"text": "LDM.W @SP+, {R0,R1}",
"mnemonic": "LDM.W",
"operands": "@SP+, {R0,R1}",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 14,
"note": "6+4n, n=2",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16898,
"address_region": "program_or_external",
"bytes": "F9F7B495",
"text": "MOV:G.W R5, @(-H'084C,R1)",
"mnemonic": "MOV:G.W",
"operands": "R5, @(-H'084C,R1)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16902,
"address_region": "program_or_external",
"bytes": "AC09",
"text": "ADD:Q.W #2, R4",
"mnemonic": "ADD:Q.W",
"operands": "#2, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16904,
"address_region": "program_or_external",
"bytes": "1203",
"text": "STM.W {R0,R1}, @-SP",
"mnemonic": "STM.W",
"operands": "{R0,R1}, @-SP",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 12,
"note": "6+3n, n=2",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16906,
"address_region": "program_or_external",
"bytes": "18BFFE",
"text": "JSR @loc_BFFE",
"mnemonic": "JSR",
"operands": "@loc_BFFE",
"kind": "call",
"targets": [
49150
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16909,
"address_region": "program_or_external",
"bytes": "0203",
"text": "LDM.W @SP+, {R0,R1}",
"mnemonic": "LDM.W",
"operands": "@SP+, {R0,R1}",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 14,
"note": "6+4n, n=2",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16911,
"address_region": "program_or_external",
"bytes": "F9F7B695",
"text": "MOV:G.W R5, @(-H'084A,R1)",
"mnemonic": "MOV:G.W",
"operands": "R5, @(-H'084A,R1)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16915,
"address_region": "program_or_external",
"bytes": "01B8BF",
"text": "SCB/F R0, loc_41D5",
"mnemonic": "SCB/F",
"operands": "R0, loc_41D5",
"kind": "branch",
"targets": [
16853
],
"cycles": {
"false": 3,
"count_minus_1": 4,
"taken": 9,
"base_taken": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16918,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 16919,
"address_region": "program_or_external",
"bytes": "15F79813",
"text": "CLR.B @H'F798",
"mnemonic": "CLR.B",
"operands": "@H'F798",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63384,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16923,
"address_region": "program_or_external",
"bytes": "15F731C7",
"text": "BSET.B #7, @H'F731",
"mnemonic": "BSET.B",
"operands": "#7, @H'F731",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63281,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16927,
"address_region": "program_or_external",
"bytes": "15FE82D2",
"text": "BCLR.B #2, @P1DR",
"mnemonic": "BCLR.B",
"operands": "#2, @P1DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65154,
"name": "P1DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear bit 2 of P1DR",
"valid": true
},
{
"address": 16931,
"address_region": "program_or_external",
"bytes": "1DF700072424",
"text": "MOV:G.W #H'2424, @H'F700",
"mnemonic": "MOV:G.W",
"operands": "#H'2424, @H'F700",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63232,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16937,
"address_region": "program_or_external",
"bytes": "1DF702072424",
"text": "MOV:G.W #H'2424, @H'F702",
"mnemonic": "MOV:G.W",
"operands": "#H'2424, @H'F702",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63234,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16943,
"address_region": "program_or_external",
"bytes": "1DF704072424",
"text": "MOV:G.W #H'2424, @H'F704",
"mnemonic": "MOV:G.W",
"operands": "#H'2424, @H'F704",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63236,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16949,
"address_region": "program_or_external",
"bytes": "1DF706072424",
"text": "MOV:G.W #H'2424, @H'F706",
"mnemonic": "MOV:G.W",
"operands": "#H'2424, @H'F706",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63238,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16955,
"address_region": "program_or_external",
"bytes": "15F708067F",
"text": "MOV:G.B #H'7F, @H'F708",
"mnemonic": "MOV:G.B",
"operands": "#H'7F, @H'F708",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63240,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16960,
"address_region": "program_or_external",
"bytes": "15F7090624",
"text": "MOV:G.B #H'24, @H'F709",
"mnemonic": "MOV:G.B",
"operands": "#H'24, @H'F709",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63241,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16965,
"address_region": "program_or_external",
"bytes": "1DF70A072424",
"text": "MOV:G.W #H'2424, @H'F70A",
"mnemonic": "MOV:G.W",
"operands": "#H'2424, @H'F70A",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63242,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16971,
"address_region": "program_or_external",
"bytes": "15F71013",
"text": "CLR.B @H'F710",
"mnemonic": "CLR.B",
"operands": "@H'F710",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63248,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16975,
"address_region": "program_or_external",
"bytes": "15F71113",
"text": "CLR.B @H'F711",
"mnemonic": "CLR.B",
"operands": "@H'F711",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63249,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16979,
"address_region": "program_or_external",
"bytes": "15F71213",
"text": "CLR.B @H'F712",
"mnemonic": "CLR.B",
"operands": "@H'F712",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63250,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16983,
"address_region": "program_or_external",
"bytes": "15F71313",
"text": "CLR.B @H'F713",
"mnemonic": "CLR.B",
"operands": "@H'F713",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63251,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16987,
"address_region": "program_or_external",
"bytes": "15F71413",
"text": "CLR.B @H'F714",
"mnemonic": "CLR.B",
"operands": "@H'F714",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63252,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16991,
"address_region": "program_or_external",
"bytes": "15F71513",
"text": "CLR.B @H'F715",
"mnemonic": "CLR.B",
"operands": "@H'F715",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63253,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16995,
"address_region": "program_or_external",
"bytes": "15F71613",
"text": "CLR.B @H'F716",
"mnemonic": "CLR.B",
"operands": "@H'F716",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63254,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 16999,
"address_region": "program_or_external",
"bytes": "15F71713",
"text": "CLR.B @H'F717",
"mnemonic": "CLR.B",
"operands": "@H'F717",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63255,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17003,
"address_region": "program_or_external",
"bytes": "15F71806FF",
"text": "MOV:G.B #H'FF, @H'F718",
"mnemonic": "MOV:G.B",
"operands": "#H'FF, @H'F718",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63256,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17008,
"address_region": "program_or_external",
"bytes": "15F71906FF",
"text": "MOV:G.B #H'FF, @H'F719",
"mnemonic": "MOV:G.B",
"operands": "#H'FF, @H'F719",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63257,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17013,
"address_region": "program_or_external",
"bytes": "15F71A06FF",
"text": "MOV:G.B #H'FF, @H'F71A",
"mnemonic": "MOV:G.B",
"operands": "#H'FF, @H'F71A",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63258,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17018,
"address_region": "program_or_external",
"bytes": "15F71B06FF",
"text": "MOV:G.B #H'FF, @H'F71B",
"mnemonic": "MOV:G.B",
"operands": "#H'FF, @H'F71B",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63259,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17023,
"address_region": "program_or_external",
"bytes": "15F71C06FF",
"text": "MOV:G.B #H'FF, @H'F71C",
"mnemonic": "MOV:G.B",
"operands": "#H'FF, @H'F71C",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63260,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17028,
"address_region": "program_or_external",
"bytes": "15F71D06FF",
"text": "MOV:G.B #H'FF, @H'F71D",
"mnemonic": "MOV:G.B",
"operands": "#H'FF, @H'F71D",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63261,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17033,
"address_region": "program_or_external",
"bytes": "15F71E06FF",
"text": "MOV:G.B #H'FF, @H'F71E",
"mnemonic": "MOV:G.B",
"operands": "#H'FF, @H'F71E",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63262,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17038,
"address_region": "program_or_external",
"bytes": "15F71F06FF",
"text": "MOV:G.B #H'FF, @H'F71F",
"mnemonic": "MOV:G.B",
"operands": "#H'FF, @H'F71F",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63263,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17043,
"address_region": "program_or_external",
"bytes": "1DFAF0072043",
"text": "MOV:G.W #H'2043, @H'FAF0",
"mnemonic": "MOV:G.W",
"operands": "#H'2043, @H'FAF0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64240,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17049,
"address_region": "program_or_external",
"bytes": "1DFAF2074F4E",
"text": "MOV:G.W #H'4F4E, @H'FAF2",
"mnemonic": "MOV:G.W",
"operands": "#H'4F4E, @H'FAF2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64242,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17055,
"address_region": "program_or_external",
"bytes": "1DFAF4074E45",
"text": "MOV:G.W #H'4E45, @H'FAF4",
"mnemonic": "MOV:G.W",
"operands": "#H'4E45, @H'FAF4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64244,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17061,
"address_region": "program_or_external",
"bytes": "1DFAF6074354",
"text": "MOV:G.W #H'4354, @H'FAF6",
"mnemonic": "MOV:G.W",
"operands": "#H'4354, @H'FAF6",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64246,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17067,
"address_region": "program_or_external",
"bytes": "1DFAF8073A4E",
"text": "MOV:G.W #H'3A4E, @H'FAF8",
"mnemonic": "MOV:G.W",
"operands": "#H'3A4E, @H'FAF8",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64248,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17073,
"address_region": "program_or_external",
"bytes": "1DFAFA074F54",
"text": "MOV:G.W #H'4F54, @H'FAFA",
"mnemonic": "MOV:G.W",
"operands": "#H'4F54, @H'FAFA",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64250,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17079,
"address_region": "program_or_external",
"bytes": "1DFAFC072041",
"text": "MOV:G.W #H'2041, @H'FAFC",
"mnemonic": "MOV:G.W",
"operands": "#H'2041, @H'FAFC",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64252,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17085,
"address_region": "program_or_external",
"bytes": "1DFAFE074354",
"text": "MOV:G.W #H'4354, @H'FAFE",
"mnemonic": "MOV:G.W",
"operands": "#H'4354, @H'FAFE",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64254,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17091,
"address_region": "program_or_external",
"bytes": "5D0000",
"text": "MOV:I.W #H'0000, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0000, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17094,
"address_region": "program_or_external",
"bytes": "1EFC03",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17097,
"address_region": "program_or_external",
"bytes": "1DFAF0072020",
"text": "MOV:G.W #H'2020, @H'FAF0",
"mnemonic": "MOV:G.W",
"operands": "#H'2020, @H'FAF0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64240,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17103,
"address_region": "program_or_external",
"bytes": "1DFAF2072020",
"text": "MOV:G.W #H'2020, @H'FAF2",
"mnemonic": "MOV:G.W",
"operands": "#H'2020, @H'FAF2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64242,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17109,
"address_region": "program_or_external",
"bytes": "1DFAF4072020",
"text": "MOV:G.W #H'2020, @H'FAF4",
"mnemonic": "MOV:G.W",
"operands": "#H'2020, @H'FAF4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64244,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17115,
"address_region": "program_or_external",
"bytes": "1DFAF6072020",
"text": "MOV:G.W #H'2020, @H'FAF6",
"mnemonic": "MOV:G.W",
"operands": "#H'2020, @H'FAF6",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64246,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17121,
"address_region": "program_or_external",
"bytes": "1DFAF8072020",
"text": "MOV:G.W #H'2020, @H'FAF8",
"mnemonic": "MOV:G.W",
"operands": "#H'2020, @H'FAF8",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64248,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17127,
"address_region": "program_or_external",
"bytes": "1DFAFA072020",
"text": "MOV:G.W #H'2020, @H'FAFA",
"mnemonic": "MOV:G.W",
"operands": "#H'2020, @H'FAFA",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64250,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17133,
"address_region": "program_or_external",
"bytes": "1DFAFC072020",
"text": "MOV:G.W #H'2020, @H'FAFC",
"mnemonic": "MOV:G.W",
"operands": "#H'2020, @H'FAFC",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64252,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17139,
"address_region": "program_or_external",
"bytes": "1DFAFE072020",
"text": "MOV:G.W #H'2020, @H'FAFE",
"mnemonic": "MOV:G.W",
"operands": "#H'2020, @H'FAFE",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64254,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17145,
"address_region": "program_or_external",
"bytes": "5D0001",
"text": "MOV:I.W #H'0001, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0001, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17148,
"address_region": "program_or_external",
"bytes": "1EFBCD",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17151,
"address_region": "program_or_external",
"bytes": "5D0002",
"text": "MOV:I.W #H'0002, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0002, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17154,
"address_region": "program_or_external",
"bytes": "1EFBC7",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17157,
"address_region": "program_or_external",
"bytes": "5D0003",
"text": "MOV:I.W #H'0003, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0003, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17160,
"address_region": "program_or_external",
"bytes": "1EFBC1",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17163,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17164,
"address_region": "program_or_external",
"bytes": "15FE8BD0",
"text": "BCLR.B #0, @P6DR",
"mnemonic": "BCLR.B",
"operands": "#0, @P6DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65163,
"name": "P6DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear bit 0 of P6DR",
"valid": true
},
{
"address": 17168,
"address_region": "program_or_external",
"bytes": "15F55506AA",
"text": "MOV:G.B #H'AA, @H'F555",
"mnemonic": "MOV:G.B",
"operands": "#H'AA, @H'F555",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 62805,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 17173,
"address_region": "program_or_external",
"bytes": "15F4AA0655",
"text": "MOV:G.B #H'55, @H'F4AA",
"mnemonic": "MOV:G.B",
"operands": "#H'55, @H'F4AA",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 62634,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 17178,
"address_region": "program_or_external",
"bytes": "15F55506CC",
"text": "MOV:G.B #H'CC, @H'F555",
"mnemonic": "MOV:G.B",
"operands": "#H'CC, @H'F555",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 62805,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 17183,
"address_region": "program_or_external",
"bytes": "15FE8BC0",
"text": "BSET.B #0, @P6DR",
"mnemonic": "BSET.B",
"operands": "#0, @P6DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65163,
"name": "P6DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 0 of P6DR",
"valid": true
},
{
"address": 17187,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17188,
"address_region": "program_or_external",
"bytes": "5C0038",
"text": "MOV:I.W #H'0038, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0038, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17191,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17194,
"address_region": "program_or_external",
"bytes": "1EFB9F",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17197,
"address_region": "program_or_external",
"bytes": "5C0001",
"text": "MOV:I.W #H'0001, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0001, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17200,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17203,
"address_region": "program_or_external",
"bytes": "1EFB96",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17206,
"address_region": "program_or_external",
"bytes": "5C000E",
"text": "MOV:I.W #H'000E, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'000E, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17209,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17212,
"address_region": "program_or_external",
"bytes": "1EFB8D",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17215,
"address_region": "program_or_external",
"bytes": "5C0006",
"text": "MOV:I.W #H'0006, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0006, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17218,
"address_region": "program_or_external",
"bytes": "5D0004",
"text": "MOV:I.W #H'0004, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'0004, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17221,
"address_region": "program_or_external",
"bytes": "1EFB84",
"text": "BSR loc_3ECC",
"mnemonic": "BSR",
"operands": "loc_3ECC",
"kind": "call",
"targets": [
16076
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17224,
"address_region": "program_or_external",
"bytes": "1ECD83",
"text": "BSR loc_10CE",
"mnemonic": "BSR",
"operands": "loc_10CE",
"kind": "call",
"targets": [
4302
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17227,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17228,
"address_region": "program_or_external",
"bytes": "15FF000670",
"text": "MOV:G.B #H'70, @IPRA",
"mnemonic": "MOV:G.B",
"operands": "#H'70, @IPRA",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65280,
"name": "IPRA",
"region": "register_field",
"kind": "registers"
}
],
"comment": "IPRA = H'70",
"valid": true
},
{
"address": 17233,
"address_region": "program_or_external",
"bytes": "15FF010644",
"text": "MOV:G.B #H'44, @IPRB",
"mnemonic": "MOV:G.B",
"operands": "#H'44, @IPRB",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65281,
"name": "IPRB",
"region": "register_field",
"kind": "registers"
}
],
"comment": "IPRB = H'44",
"valid": true
},
{
"address": 17238,
"address_region": "program_or_external",
"bytes": "15FF020666",
"text": "MOV:G.B #H'66, @IPRC",
"mnemonic": "MOV:G.B",
"operands": "#H'66, @IPRC",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65282,
"name": "IPRC",
"region": "register_field",
"kind": "registers"
}
],
"comment": "IPRC = H'66",
"valid": true
},
{
"address": 17243,
"address_region": "program_or_external",
"bytes": "15FF030600",
"text": "MOV:G.B #H'00, @IPRD",
"mnemonic": "MOV:G.B",
"operands": "#H'00, @IPRD",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65283,
"name": "IPRD",
"region": "register_field",
"kind": "registers"
}
],
"comment": "IPRD = H'00",
"valid": true
},
{
"address": 17248,
"address_region": "program_or_external",
"bytes": "15FF040650",
"text": "MOV:G.B #H'50, @IPRE",
"mnemonic": "MOV:G.B",
"operands": "#H'50, @IPRE",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65284,
"name": "IPRE",
"region": "register_field",
"kind": "registers"
}
],
"comment": "IPRE = H'50",
"valid": true
},
{
"address": 17253,
"address_region": "program_or_external",
"bytes": "15FF050640",
"text": "MOV:G.B #H'40, @IPRF",
"mnemonic": "MOV:G.B",
"operands": "#H'40, @IPRF",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65285,
"name": "IPRF",
"region": "register_field",
"kind": "registers"
}
],
"comment": "IPRF = H'40",
"valid": true
},
{
"address": 17258,
"address_region": "program_or_external",
"bytes": "15FEDAC6",
"text": "BSET.B #6, @SCI1_SCR",
"mnemonic": "BSET.B",
"operands": "#6, @SCI1_SCR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65242,
"name": "SCI1_SCR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set RIE (bit 6) of SCI1_SCR",
"valid": true
},
{
"address": 17262,
"address_region": "program_or_external",
"bytes": "15FE90C5",
"text": "BSET.B #5, @FRT1_TCR",
"mnemonic": "BSET.B",
"operands": "#5, @FRT1_TCR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65168,
"name": "FRT1_TCR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set OCIEA (bit 5) of FRT1_TCR",
"valid": true
},
{
"address": 17266,
"address_region": "program_or_external",
"bytes": "15FEA0C5",
"text": "BSET.B #5, @FRT2_TCR",
"mnemonic": "BSET.B",
"operands": "#5, @FRT2_TCR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65184,
"name": "FRT2_TCR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set OCIEA (bit 5) of FRT2_TCR",
"valid": true
},
{
"address": 17270,
"address_region": "program_or_external",
"bytes": "15FEE8C6",
"text": "BSET.B #6, @ADCSR",
"mnemonic": "BSET.B",
"operands": "#6, @ADCSR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65256,
"name": "ADCSR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set ADIE (bit 6) of ADCSR",
"valid": true
},
{
"address": 17274,
"address_region": "program_or_external",
"bytes": "15FEFDC4",
"text": "BSET.B #4, @SYSCR2",
"mnemonic": "BSET.B",
"operands": "#4, @SYSCR2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65277,
"name": "SYSCR2",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set IRQ3E (bit 4) of SYSCR2",
"valid": true
},
{
"address": 17278,
"address_region": "program_or_external",
"bytes": "15FEFDC5",
"text": "BSET.B #5, @SYSCR2",
"mnemonic": "BSET.B",
"operands": "#5, @SYSCR2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65277,
"name": "SYSCR2",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set IRQ4E (bit 5) of SYSCR2",
"valid": true
},
{
"address": 17282,
"address_region": "program_or_external",
"bytes": "15FE8EF6",
"text": "BTST.B #6, @P7DR",
"mnemonic": "BTST.B",
"operands": "#6, @P7DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65166,
"name": "P7DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "",
"valid": true
},
{
"address": 17286,
"address_region": "program_or_external",
"bytes": "2706",
"text": "BEQ loc_438E",
"mnemonic": "BEQ",
"operands": "loc_438E",
"kind": "branch",
"targets": [
17294
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17288,
"address_region": "program_or_external",
"bytes": "1DFEEC07A53F",
"text": "MOV:G.W #H'A53F, @WDT_TCSR_R",
"mnemonic": "MOV:G.W",
"operands": "#H'A53F, @WDT_TCSR_R",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 11,
"base_cycles": 9,
"alignment_adjustment": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65260,
"name": "WDT_TCSR_R",
"region": "register_field",
"kind": "registers"
}
],
"comment": "WDT_TCSR_R = H'A53F (OVF=0 WT/IT=0 TME=1 CKS2=1 CKS1=1 CKS0=1; TCSR password H'A5, WDT enabled, interval IRQ0, clock phi/4096)",
"valid": true
},
{
"address": 17294,
"address_region": "program_or_external",
"bytes": "0C030088",
"text": "LDC.W #H'0300, SR",
"mnemonic": "LDC.W",
"operands": "#H'0300, SR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17298,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17299,
"address_region": "program_or_external",
"bytes": "0A",
"text": "RTE",
"mnemonic": "RTE",
"operands": "",
"kind": "rte",
"targets": [],
"cycles": {
"cycles": 14,
"base_cycles": 13,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17300,
"address_region": "program_or_external",
"bytes": "15F7310401",
"text": "CMP:G.B #H'01, @H'F731",
"mnemonic": "CMP:G.B",
"operands": "#H'01, @H'F731",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63281,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17305,
"address_region": "program_or_external",
"bytes": "320086",
"text": "BHI loc_4422",
"mnemonic": "BHI",
"operands": "loc_4422",
"kind": "branch",
"targets": [
17442
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17308,
"address_region": "program_or_external",
"bytes": "15FB03F7",
"text": "BTST.B #7, @H'FB03",
"mnemonic": "BTST.B",
"operands": "#7, @H'FB03",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64259,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17312,
"address_region": "program_or_external",
"bytes": "36007F",
"text": "BNE loc_4422",
"mnemonic": "BNE",
"operands": "loc_4422",
"kind": "branch",
"targets": [
17442
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17315,
"address_region": "program_or_external",
"bytes": "1DF73683",
"text": "MOV:G.W @H'F736, R3",
"mnemonic": "MOV:G.W",
"operands": "@H'F736, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63286,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17319,
"address_region": "program_or_external",
"bytes": "370078",
"text": "BEQ loc_4422",
"mnemonic": "BEQ",
"operands": "loc_4422",
"kind": "branch",
"targets": [
17442
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17322,
"address_region": "program_or_external",
"bytes": "1DF69E84",
"text": "MOV:G.W @H'F69E, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F69E, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63134,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17326,
"address_region": "program_or_external",
"bytes": "1DF6BE34",
"text": "SUB.W @H'F6BE, R4",
"mnemonic": "SUB.W",
"operands": "@H'F6BE, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63166,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17330,
"address_region": "program_or_external",
"bytes": "ABDF",
"text": "BCLR.W #15, R3",
"mnemonic": "BCLR.W",
"operands": "#15, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17332,
"address_region": "program_or_external",
"bytes": "2619",
"text": "BNE loc_43CF",
"mnemonic": "BNE",
"operands": "loc_43CF",
"kind": "branch",
"targets": [
17359
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17334,
"address_region": "program_or_external",
"bytes": "ABDE",
"text": "BCLR.W #14, R3",
"mnemonic": "BCLR.W",
"operands": "#14, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17336,
"address_region": "program_or_external",
"bytes": "2621",
"text": "BNE loc_43DB",
"mnemonic": "BNE",
"operands": "loc_43DB",
"kind": "branch",
"targets": [
17371
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17338,
"address_region": "program_or_external",
"bytes": "ABDD",
"text": "BCLR.W #13, R3",
"mnemonic": "BCLR.W",
"operands": "#13, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17340,
"address_region": "program_or_external",
"bytes": "2629",
"text": "BNE loc_43E7",
"mnemonic": "BNE",
"operands": "loc_43E7",
"kind": "branch",
"targets": [
17383
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17342,
"address_region": "program_or_external",
"bytes": "ABDC",
"text": "BCLR.W #12, R3",
"mnemonic": "BCLR.W",
"operands": "#12, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17344,
"address_region": "program_or_external",
"bytes": "2631",
"text": "BNE loc_43F3",
"mnemonic": "BNE",
"operands": "loc_43F3",
"kind": "branch",
"targets": [
17395
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17346,
"address_region": "program_or_external",
"bytes": "ABDB",
"text": "BCLR.W #11, R3",
"mnemonic": "BCLR.W",
"operands": "#11, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17348,
"address_region": "program_or_external",
"bytes": "2639",
"text": "BNE loc_43FF",
"mnemonic": "BNE",
"operands": "loc_43FF",
"kind": "branch",
"targets": [
17407
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17350,
"address_region": "program_or_external",
"bytes": "ABDA",
"text": "BCLR.W #10, R3",
"mnemonic": "BCLR.W",
"operands": "#10, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17352,
"address_region": "program_or_external",
"bytes": "2643",
"text": "BNE loc_440D",
"mnemonic": "BNE",
"operands": "loc_440D",
"kind": "branch",
"targets": [
17421
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17354,
"address_region": "program_or_external",
"bytes": "1ED5D5",
"text": "BSR loc_19A2",
"mnemonic": "BSR",
"operands": "loc_19A2",
"kind": "call",
"targets": [
6562
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17357,
"address_region": "program_or_external",
"bytes": "2053",
"text": "BRA loc_4422",
"mnemonic": "BRA",
"operands": "loc_4422",
"kind": "jump",
"targets": [
17442
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17359,
"address_region": "program_or_external",
"bytes": "0E5E",
"text": "BSR loc_442F",
"mnemonic": "BSR",
"operands": "loc_442F",
"kind": "call",
"targets": [
17455
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17361,
"address_region": "program_or_external",
"bytes": "4C0002",
"text": "CMP:I #H'0002, R4",
"mnemonic": "CMP:I",
"operands": "#H'0002, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17364,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_43D9",
"mnemonic": "BEQ",
"operands": "loc_43D9",
"kind": "branch",
"targets": [
17369
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17366,
"address_region": "program_or_external",
"bytes": "1ED65C",
"text": "BSR loc_1A35",
"mnemonic": "BSR",
"operands": "loc_1A35",
"kind": "call",
"targets": [
6709
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17369,
"address_region": "program_or_external",
"bytes": "2047",
"text": "BRA loc_4422",
"mnemonic": "BRA",
"operands": "loc_4422",
"kind": "jump",
"targets": [
17442
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17371,
"address_region": "program_or_external",
"bytes": "0E52",
"text": "BSR loc_442F",
"mnemonic": "BSR",
"operands": "loc_442F",
"kind": "call",
"targets": [
17455
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17373,
"address_region": "program_or_external",
"bytes": "4C0002",
"text": "CMP:I #H'0002, R4",
"mnemonic": "CMP:I",
"operands": "#H'0002, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17376,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_43E5",
"mnemonic": "BEQ",
"operands": "loc_43E5",
"kind": "branch",
"targets": [
17381
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17378,
"address_region": "program_or_external",
"bytes": "1ED6B7",
"text": "BSR loc_1A9C",
"mnemonic": "BSR",
"operands": "loc_1A9C",
"kind": "call",
"targets": [
6812
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17381,
"address_region": "program_or_external",
"bytes": "203B",
"text": "BRA loc_4422",
"mnemonic": "BRA",
"operands": "loc_4422",
"kind": "jump",
"targets": [
17442
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17383,
"address_region": "program_or_external",
"bytes": "0E46",
"text": "BSR loc_442F",
"mnemonic": "BSR",
"operands": "loc_442F",
"kind": "call",
"targets": [
17455
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17385,
"address_region": "program_or_external",
"bytes": "4C0002",
"text": "CMP:I #H'0002, R4",
"mnemonic": "CMP:I",
"operands": "#H'0002, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17388,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_43F1",
"mnemonic": "BEQ",
"operands": "loc_43F1",
"kind": "branch",
"targets": [
17393
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17390,
"address_region": "program_or_external",
"bytes": "1ED6F3",
"text": "BSR loc_1AE4",
"mnemonic": "BSR",
"operands": "loc_1AE4",
"kind": "call",
"targets": [
6884
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17393,
"address_region": "program_or_external",
"bytes": "202F",
"text": "BRA loc_4422",
"mnemonic": "BRA",
"operands": "loc_4422",
"kind": "jump",
"targets": [
17442
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17395,
"address_region": "program_or_external",
"bytes": "0E3A",
"text": "BSR loc_442F",
"mnemonic": "BSR",
"operands": "loc_442F",
"kind": "call",
"targets": [
17455
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17397,
"address_region": "program_or_external",
"bytes": "4C0002",
"text": "CMP:I #H'0002, R4",
"mnemonic": "CMP:I",
"operands": "#H'0002, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17400,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_43FD",
"mnemonic": "BEQ",
"operands": "loc_43FD",
"kind": "branch",
"targets": [
17405
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17402,
"address_region": "program_or_external",
"bytes": "1ED70E",
"text": "BSR loc_1B0B",
"mnemonic": "BSR",
"operands": "loc_1B0B",
"kind": "call",
"targets": [
6923
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17405,
"address_region": "program_or_external",
"bytes": "2023",
"text": "BRA loc_4422",
"mnemonic": "BRA",
"operands": "loc_4422",
"kind": "jump",
"targets": [
17442
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17407,
"address_region": "program_or_external",
"bytes": "15F7700680",
"text": "MOV:G.B #H'80, @H'F770",
"mnemonic": "MOV:G.B",
"operands": "#H'80, @H'F770",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63344,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17412,
"address_region": "program_or_external",
"bytes": "1DF77294",
"text": "MOV:G.W R4, @H'F772",
"mnemonic": "MOV:G.W",
"operands": "R4, @H'F772",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63346,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17416,
"address_region": "program_or_external",
"bytes": "1E04EF",
"text": "BSR loc_48FA",
"mnemonic": "BSR",
"operands": "loc_48FA",
"kind": "call",
"targets": [
18682
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17419,
"address_region": "program_or_external",
"bytes": "2015",
"text": "BRA loc_4422",
"mnemonic": "BRA",
"operands": "loc_4422",
"kind": "jump",
"targets": [
17442
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17421,
"address_region": "program_or_external",
"bytes": "0E20",
"text": "BSR loc_442F",
"mnemonic": "BSR",
"operands": "loc_442F",
"kind": "call",
"targets": [
17455
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17423,
"address_region": "program_or_external",
"bytes": "4C0002",
"text": "CMP:I #H'0002, R4",
"mnemonic": "CMP:I",
"operands": "#H'0002, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17426,
"address_region": "program_or_external",
"bytes": "270C",
"text": "BEQ loc_4420",
"mnemonic": "BEQ",
"operands": "loc_4420",
"kind": "branch",
"targets": [
17440
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17428,
"address_region": "program_or_external",
"bytes": "15F7700680",
"text": "MOV:G.B #H'80, @H'F770",
"mnemonic": "MOV:G.B",
"operands": "#H'80, @H'F770",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63344,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17433,
"address_region": "program_or_external",
"bytes": "1DF77294",
"text": "MOV:G.W R4, @H'F772",
"mnemonic": "MOV:G.W",
"operands": "R4, @H'F772",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63346,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17437,
"address_region": "program_or_external",
"bytes": "1E04DA",
"text": "BSR loc_48FA",
"mnemonic": "BSR",
"operands": "loc_48FA",
"kind": "call",
"targets": [
18682
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17440,
"address_region": "program_or_external",
"bytes": "2000",
"text": "BRA loc_4422",
"mnemonic": "BRA",
"operands": "loc_4422",
"kind": "jump",
"targets": [
17442
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17442,
"address_region": "program_or_external",
"bytes": "1DF69E84",
"text": "MOV:G.W @H'F69E, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F69E, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63134,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17446,
"address_region": "program_or_external",
"bytes": "1DF6BE94",
"text": "MOV:G.W R4, @H'F6BE",
"mnemonic": "MOV:G.W",
"operands": "R4, @H'F6BE",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63166,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17450,
"address_region": "program_or_external",
"bytes": "15FB0213",
"text": "CLR.B @H'FB02",
"mnemonic": "CLR.B",
"operands": "@H'FB02",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64258,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17454,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17455,
"address_region": "program_or_external",
"bytes": "15F6F724",
"text": "ADD:G.B @H'F6F7, R4",
"mnemonic": "ADD:G.B",
"operands": "@H'F6F7, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63223,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17459,
"address_region": "program_or_external",
"bytes": "4488",
"text": "CMP:E #H'88, R4",
"mnemonic": "CMP:E",
"operands": "#H'88, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17461,
"address_region": "program_or_external",
"bytes": "240D",
"text": "BCC loc_4444",
"mnemonic": "BCC",
"operands": "loc_4444",
"kind": "branch",
"targets": [
17476
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17463,
"address_region": "program_or_external",
"bytes": "4478",
"text": "CMP:E #H'78, R4",
"mnemonic": "CMP:E",
"operands": "#H'78, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17465,
"address_region": "program_or_external",
"bytes": "2313",
"text": "BLS loc_444E",
"mnemonic": "BLS",
"operands": "loc_444E",
"kind": "branch",
"targets": [
17486
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17467,
"address_region": "program_or_external",
"bytes": "15F6F794",
"text": "MOV:G.B R4, @H'F6F7",
"mnemonic": "MOV:G.B",
"operands": "R4, @H'F6F7",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63223,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17471,
"address_region": "program_or_external",
"bytes": "5C0002",
"text": "MOV:I.W #H'0002, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0002, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17474,
"address_region": "program_or_external",
"bytes": "2012",
"text": "BRA loc_4456",
"mnemonic": "BRA",
"operands": "loc_4456",
"kind": "jump",
"targets": [
17494
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17476,
"address_region": "program_or_external",
"bytes": "15F6F70680",
"text": "MOV:G.B #H'80, @H'F6F7",
"mnemonic": "MOV:G.B",
"operands": "#H'80, @H'F6F7",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63223,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17481,
"address_region": "program_or_external",
"bytes": "5C0000",
"text": "MOV:I.W #H'0000, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0000, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17484,
"address_region": "program_or_external",
"bytes": "2008",
"text": "BRA loc_4456",
"mnemonic": "BRA",
"operands": "loc_4456",
"kind": "jump",
"targets": [
17494
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17486,
"address_region": "program_or_external",
"bytes": "15F6F70680",
"text": "MOV:G.B #H'80, @H'F6F7",
"mnemonic": "MOV:G.B",
"operands": "#H'80, @H'F6F7",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63223,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17491,
"address_region": "program_or_external",
"bytes": "5C0001",
"text": "MOV:I.W #H'0001, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0001, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17494,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17495,
"address_region": "program_or_external",
"bytes": "15F7310401",
"text": "CMP:G.B #H'01, @H'F731",
"mnemonic": "CMP:G.B",
"operands": "#H'01, @H'F731",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63281,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17500,
"address_region": "program_or_external",
"bytes": "320086",
"text": "BHI loc_44E5",
"mnemonic": "BHI",
"operands": "loc_44E5",
"kind": "branch",
"targets": [
17637
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17503,
"address_region": "program_or_external",
"bytes": "15FB03F7",
"text": "BTST.B #7, @H'FB03",
"mnemonic": "BTST.B",
"operands": "#7, @H'FB03",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64259,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17507,
"address_region": "program_or_external",
"bytes": "36007F",
"text": "BNE loc_44E5",
"mnemonic": "BNE",
"operands": "loc_44E5",
"kind": "branch",
"targets": [
17637
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17510,
"address_region": "program_or_external",
"bytes": "1DF73883",
"text": "MOV:G.W @H'F738, R3",
"mnemonic": "MOV:G.W",
"operands": "@H'F738, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63288,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17514,
"address_region": "program_or_external",
"bytes": "370078",
"text": "BEQ loc_44E5",
"mnemonic": "BEQ",
"operands": "loc_44E5",
"kind": "branch",
"targets": [
17637
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17517,
"address_region": "program_or_external",
"bytes": "1DF69C84",
"text": "MOV:G.W @H'F69C, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F69C, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63132,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17521,
"address_region": "program_or_external",
"bytes": "1DF6BC34",
"text": "SUB.W @H'F6BC, R4",
"mnemonic": "SUB.W",
"operands": "@H'F6BC, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63164,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17525,
"address_region": "program_or_external",
"bytes": "ABDF",
"text": "BCLR.W #15, R3",
"mnemonic": "BCLR.W",
"operands": "#15, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17527,
"address_region": "program_or_external",
"bytes": "2619",
"text": "BNE loc_4492",
"mnemonic": "BNE",
"operands": "loc_4492",
"kind": "branch",
"targets": [
17554
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17529,
"address_region": "program_or_external",
"bytes": "ABDE",
"text": "BCLR.W #14, R3",
"mnemonic": "BCLR.W",
"operands": "#14, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17531,
"address_region": "program_or_external",
"bytes": "2621",
"text": "BNE loc_449E",
"mnemonic": "BNE",
"operands": "loc_449E",
"kind": "branch",
"targets": [
17566
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17533,
"address_region": "program_or_external",
"bytes": "ABDD",
"text": "BCLR.W #13, R3",
"mnemonic": "BCLR.W",
"operands": "#13, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17535,
"address_region": "program_or_external",
"bytes": "2629",
"text": "BNE loc_44AA",
"mnemonic": "BNE",
"operands": "loc_44AA",
"kind": "branch",
"targets": [
17578
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17537,
"address_region": "program_or_external",
"bytes": "ABDC",
"text": "BCLR.W #12, R3",
"mnemonic": "BCLR.W",
"operands": "#12, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17539,
"address_region": "program_or_external",
"bytes": "2631",
"text": "BNE loc_44B6",
"mnemonic": "BNE",
"operands": "loc_44B6",
"kind": "branch",
"targets": [
17590
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17541,
"address_region": "program_or_external",
"bytes": "ABDB",
"text": "BCLR.W #11, R3",
"mnemonic": "BCLR.W",
"operands": "#11, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17543,
"address_region": "program_or_external",
"bytes": "2639",
"text": "BNE loc_44C2",
"mnemonic": "BNE",
"operands": "loc_44C2",
"kind": "branch",
"targets": [
17602
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17545,
"address_region": "program_or_external",
"bytes": "ABDA",
"text": "BCLR.W #10, R3",
"mnemonic": "BCLR.W",
"operands": "#10, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17547,
"address_region": "program_or_external",
"bytes": "2643",
"text": "BNE loc_44D0",
"mnemonic": "BNE",
"operands": "loc_44D0",
"kind": "branch",
"targets": [
17616
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17549,
"address_region": "program_or_external",
"bytes": "1ED512",
"text": "BSR loc_19A2",
"mnemonic": "BSR",
"operands": "loc_19A2",
"kind": "call",
"targets": [
6562
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17552,
"address_region": "program_or_external",
"bytes": "2053",
"text": "BRA loc_44E5",
"mnemonic": "BRA",
"operands": "loc_44E5",
"kind": "jump",
"targets": [
17637
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17554,
"address_region": "program_or_external",
"bytes": "0E5E",
"text": "BSR loc_44F2",
"mnemonic": "BSR",
"operands": "loc_44F2",
"kind": "call",
"targets": [
17650
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17556,
"address_region": "program_or_external",
"bytes": "4C0002",
"text": "CMP:I #H'0002, R4",
"mnemonic": "CMP:I",
"operands": "#H'0002, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17559,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_449C",
"mnemonic": "BEQ",
"operands": "loc_449C",
"kind": "branch",
"targets": [
17564
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17561,
"address_region": "program_or_external",
"bytes": "1ED599",
"text": "BSR loc_1A35",
"mnemonic": "BSR",
"operands": "loc_1A35",
"kind": "call",
"targets": [
6709
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17564,
"address_region": "program_or_external",
"bytes": "2047",
"text": "BRA loc_44E5",
"mnemonic": "BRA",
"operands": "loc_44E5",
"kind": "jump",
"targets": [
17637
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17566,
"address_region": "program_or_external",
"bytes": "0E52",
"text": "BSR loc_44F2",
"mnemonic": "BSR",
"operands": "loc_44F2",
"kind": "call",
"targets": [
17650
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17568,
"address_region": "program_or_external",
"bytes": "4C0002",
"text": "CMP:I #H'0002, R4",
"mnemonic": "CMP:I",
"operands": "#H'0002, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17571,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_44A8",
"mnemonic": "BEQ",
"operands": "loc_44A8",
"kind": "branch",
"targets": [
17576
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17573,
"address_region": "program_or_external",
"bytes": "1ED5F4",
"text": "BSR loc_1A9C",
"mnemonic": "BSR",
"operands": "loc_1A9C",
"kind": "call",
"targets": [
6812
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17576,
"address_region": "program_or_external",
"bytes": "203B",
"text": "BRA loc_44E5",
"mnemonic": "BRA",
"operands": "loc_44E5",
"kind": "jump",
"targets": [
17637
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17578,
"address_region": "program_or_external",
"bytes": "0E46",
"text": "BSR loc_44F2",
"mnemonic": "BSR",
"operands": "loc_44F2",
"kind": "call",
"targets": [
17650
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17580,
"address_region": "program_or_external",
"bytes": "4C0002",
"text": "CMP:I #H'0002, R4",
"mnemonic": "CMP:I",
"operands": "#H'0002, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17583,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_44B4",
"mnemonic": "BEQ",
"operands": "loc_44B4",
"kind": "branch",
"targets": [
17588
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17585,
"address_region": "program_or_external",
"bytes": "1ED630",
"text": "BSR loc_1AE4",
"mnemonic": "BSR",
"operands": "loc_1AE4",
"kind": "call",
"targets": [
6884
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17588,
"address_region": "program_or_external",
"bytes": "202F",
"text": "BRA loc_44E5",
"mnemonic": "BRA",
"operands": "loc_44E5",
"kind": "jump",
"targets": [
17637
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17590,
"address_region": "program_or_external",
"bytes": "0E3A",
"text": "BSR loc_44F2",
"mnemonic": "BSR",
"operands": "loc_44F2",
"kind": "call",
"targets": [
17650
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17592,
"address_region": "program_or_external",
"bytes": "4C0002",
"text": "CMP:I #H'0002, R4",
"mnemonic": "CMP:I",
"operands": "#H'0002, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17595,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_44C0",
"mnemonic": "BEQ",
"operands": "loc_44C0",
"kind": "branch",
"targets": [
17600
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17597,
"address_region": "program_or_external",
"bytes": "1ED64B",
"text": "BSR loc_1B0B",
"mnemonic": "BSR",
"operands": "loc_1B0B",
"kind": "call",
"targets": [
6923
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17600,
"address_region": "program_or_external",
"bytes": "2023",
"text": "BRA loc_44E5",
"mnemonic": "BRA",
"operands": "loc_44E5",
"kind": "jump",
"targets": [
17637
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17602,
"address_region": "program_or_external",
"bytes": "15F7700640",
"text": "MOV:G.B #H'40, @H'F770",
"mnemonic": "MOV:G.B",
"operands": "#H'40, @H'F770",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63344,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17607,
"address_region": "program_or_external",
"bytes": "1DF77294",
"text": "MOV:G.W R4, @H'F772",
"mnemonic": "MOV:G.W",
"operands": "R4, @H'F772",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63346,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17611,
"address_region": "program_or_external",
"bytes": "1E042C",
"text": "BSR loc_48FA",
"mnemonic": "BSR",
"operands": "loc_48FA",
"kind": "call",
"targets": [
18682
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17614,
"address_region": "program_or_external",
"bytes": "2015",
"text": "BRA loc_44E5",
"mnemonic": "BRA",
"operands": "loc_44E5",
"kind": "jump",
"targets": [
17637
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17616,
"address_region": "program_or_external",
"bytes": "0E20",
"text": "BSR loc_44F2",
"mnemonic": "BSR",
"operands": "loc_44F2",
"kind": "call",
"targets": [
17650
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17618,
"address_region": "program_or_external",
"bytes": "4C0002",
"text": "CMP:I #H'0002, R4",
"mnemonic": "CMP:I",
"operands": "#H'0002, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17621,
"address_region": "program_or_external",
"bytes": "270C",
"text": "BEQ loc_44E3",
"mnemonic": "BEQ",
"operands": "loc_44E3",
"kind": "branch",
"targets": [
17635
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17623,
"address_region": "program_or_external",
"bytes": "15F7700640",
"text": "MOV:G.B #H'40, @H'F770",
"mnemonic": "MOV:G.B",
"operands": "#H'40, @H'F770",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63344,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17628,
"address_region": "program_or_external",
"bytes": "1DF77294",
"text": "MOV:G.W R4, @H'F772",
"mnemonic": "MOV:G.W",
"operands": "R4, @H'F772",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63346,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17632,
"address_region": "program_or_external",
"bytes": "1E0417",
"text": "BSR loc_48FA",
"mnemonic": "BSR",
"operands": "loc_48FA",
"kind": "call",
"targets": [
18682
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17635,
"address_region": "program_or_external",
"bytes": "2000",
"text": "BRA loc_44E5",
"mnemonic": "BRA",
"operands": "loc_44E5",
"kind": "jump",
"targets": [
17637
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17637,
"address_region": "program_or_external",
"bytes": "1DF69C84",
"text": "MOV:G.W @H'F69C, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F69C, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63132,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17641,
"address_region": "program_or_external",
"bytes": "1DF6BC94",
"text": "MOV:G.W R4, @H'F6BC",
"mnemonic": "MOV:G.W",
"operands": "R4, @H'F6BC",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63164,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17645,
"address_region": "program_or_external",
"bytes": "15FB0213",
"text": "CLR.B @H'FB02",
"mnemonic": "CLR.B",
"operands": "@H'FB02",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64258,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17649,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17650,
"address_region": "program_or_external",
"bytes": "15F6F824",
"text": "ADD:G.B @H'F6F8, R4",
"mnemonic": "ADD:G.B",
"operands": "@H'F6F8, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63224,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17654,
"address_region": "program_or_external",
"bytes": "4488",
"text": "CMP:E #H'88, R4",
"mnemonic": "CMP:E",
"operands": "#H'88, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17656,
"address_region": "program_or_external",
"bytes": "240D",
"text": "BCC loc_4507",
"mnemonic": "BCC",
"operands": "loc_4507",
"kind": "branch",
"targets": [
17671
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17658,
"address_region": "program_or_external",
"bytes": "4478",
"text": "CMP:E #H'78, R4",
"mnemonic": "CMP:E",
"operands": "#H'78, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17660,
"address_region": "program_or_external",
"bytes": "2313",
"text": "BLS loc_4511",
"mnemonic": "BLS",
"operands": "loc_4511",
"kind": "branch",
"targets": [
17681
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17662,
"address_region": "program_or_external",
"bytes": "15F6F894",
"text": "MOV:G.B R4, @H'F6F8",
"mnemonic": "MOV:G.B",
"operands": "R4, @H'F6F8",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63224,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17666,
"address_region": "program_or_external",
"bytes": "5C0002",
"text": "MOV:I.W #H'0002, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0002, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17669,
"address_region": "program_or_external",
"bytes": "2012",
"text": "BRA loc_4519",
"mnemonic": "BRA",
"operands": "loc_4519",
"kind": "jump",
"targets": [
17689
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17671,
"address_region": "program_or_external",
"bytes": "15F6F80680",
"text": "MOV:G.B #H'80, @H'F6F8",
"mnemonic": "MOV:G.B",
"operands": "#H'80, @H'F6F8",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63224,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17676,
"address_region": "program_or_external",
"bytes": "5C0000",
"text": "MOV:I.W #H'0000, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0000, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17679,
"address_region": "program_or_external",
"bytes": "2008",
"text": "BRA loc_4519",
"mnemonic": "BRA",
"operands": "loc_4519",
"kind": "jump",
"targets": [
17689
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17681,
"address_region": "program_or_external",
"bytes": "15F6F80680",
"text": "MOV:G.B #H'80, @H'F6F8",
"mnemonic": "MOV:G.B",
"operands": "#H'80, @H'F6F8",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63224,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17686,
"address_region": "program_or_external",
"bytes": "5C0001",
"text": "MOV:I.W #H'0001, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0001, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17689,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17690,
"address_region": "program_or_external",
"bytes": "15F7310401",
"text": "CMP:G.B #H'01, @H'F731",
"mnemonic": "CMP:G.B",
"operands": "#H'01, @H'F731",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63281,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17695,
"address_region": "program_or_external",
"bytes": "320086",
"text": "BHI loc_45A8",
"mnemonic": "BHI",
"operands": "loc_45A8",
"kind": "branch",
"targets": [
17832
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17698,
"address_region": "program_or_external",
"bytes": "15FB03F7",
"text": "BTST.B #7, @H'FB03",
"mnemonic": "BTST.B",
"operands": "#7, @H'FB03",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64259,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17702,
"address_region": "program_or_external",
"bytes": "36007F",
"text": "BNE loc_45A8",
"mnemonic": "BNE",
"operands": "loc_45A8",
"kind": "branch",
"targets": [
17832
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17705,
"address_region": "program_or_external",
"bytes": "1DF73A83",
"text": "MOV:G.W @H'F73A, R3",
"mnemonic": "MOV:G.W",
"operands": "@H'F73A, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63290,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17709,
"address_region": "program_or_external",
"bytes": "370078",
"text": "BEQ loc_45A8",
"mnemonic": "BEQ",
"operands": "loc_45A8",
"kind": "branch",
"targets": [
17832
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17712,
"address_region": "program_or_external",
"bytes": "1DF69A84",
"text": "MOV:G.W @H'F69A, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F69A, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63130,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17716,
"address_region": "program_or_external",
"bytes": "1DF6BA34",
"text": "SUB.W @H'F6BA, R4",
"mnemonic": "SUB.W",
"operands": "@H'F6BA, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63162,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17720,
"address_region": "program_or_external",
"bytes": "ABDF",
"text": "BCLR.W #15, R3",
"mnemonic": "BCLR.W",
"operands": "#15, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17722,
"address_region": "program_or_external",
"bytes": "2619",
"text": "BNE loc_4555",
"mnemonic": "BNE",
"operands": "loc_4555",
"kind": "branch",
"targets": [
17749
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17724,
"address_region": "program_or_external",
"bytes": "ABDE",
"text": "BCLR.W #14, R3",
"mnemonic": "BCLR.W",
"operands": "#14, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17726,
"address_region": "program_or_external",
"bytes": "2621",
"text": "BNE loc_4561",
"mnemonic": "BNE",
"operands": "loc_4561",
"kind": "branch",
"targets": [
17761
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17728,
"address_region": "program_or_external",
"bytes": "ABDD",
"text": "BCLR.W #13, R3",
"mnemonic": "BCLR.W",
"operands": "#13, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17730,
"address_region": "program_or_external",
"bytes": "2629",
"text": "BNE loc_456D",
"mnemonic": "BNE",
"operands": "loc_456D",
"kind": "branch",
"targets": [
17773
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17732,
"address_region": "program_or_external",
"bytes": "ABDC",
"text": "BCLR.W #12, R3",
"mnemonic": "BCLR.W",
"operands": "#12, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17734,
"address_region": "program_or_external",
"bytes": "2631",
"text": "BNE loc_4579",
"mnemonic": "BNE",
"operands": "loc_4579",
"kind": "branch",
"targets": [
17785
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17736,
"address_region": "program_or_external",
"bytes": "ABDB",
"text": "BCLR.W #11, R3",
"mnemonic": "BCLR.W",
"operands": "#11, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17738,
"address_region": "program_or_external",
"bytes": "2639",
"text": "BNE loc_4585",
"mnemonic": "BNE",
"operands": "loc_4585",
"kind": "branch",
"targets": [
17797
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17740,
"address_region": "program_or_external",
"bytes": "ABDA",
"text": "BCLR.W #10, R3",
"mnemonic": "BCLR.W",
"operands": "#10, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17742,
"address_region": "program_or_external",
"bytes": "2643",
"text": "BNE loc_4593",
"mnemonic": "BNE",
"operands": "loc_4593",
"kind": "branch",
"targets": [
17811
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17744,
"address_region": "program_or_external",
"bytes": "1ED44F",
"text": "BSR loc_19A2",
"mnemonic": "BSR",
"operands": "loc_19A2",
"kind": "call",
"targets": [
6562
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17747,
"address_region": "program_or_external",
"bytes": "2053",
"text": "BRA loc_45A8",
"mnemonic": "BRA",
"operands": "loc_45A8",
"kind": "jump",
"targets": [
17832
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17749,
"address_region": "program_or_external",
"bytes": "0E5E",
"text": "BSR loc_45B5",
"mnemonic": "BSR",
"operands": "loc_45B5",
"kind": "call",
"targets": [
17845
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17751,
"address_region": "program_or_external",
"bytes": "4C0002",
"text": "CMP:I #H'0002, R4",
"mnemonic": "CMP:I",
"operands": "#H'0002, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17754,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_455F",
"mnemonic": "BEQ",
"operands": "loc_455F",
"kind": "branch",
"targets": [
17759
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17756,
"address_region": "program_or_external",
"bytes": "1ED4D6",
"text": "BSR loc_1A35",
"mnemonic": "BSR",
"operands": "loc_1A35",
"kind": "call",
"targets": [
6709
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17759,
"address_region": "program_or_external",
"bytes": "2047",
"text": "BRA loc_45A8",
"mnemonic": "BRA",
"operands": "loc_45A8",
"kind": "jump",
"targets": [
17832
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17761,
"address_region": "program_or_external",
"bytes": "0E52",
"text": "BSR loc_45B5",
"mnemonic": "BSR",
"operands": "loc_45B5",
"kind": "call",
"targets": [
17845
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17763,
"address_region": "program_or_external",
"bytes": "4C0002",
"text": "CMP:I #H'0002, R4",
"mnemonic": "CMP:I",
"operands": "#H'0002, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17766,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_456B",
"mnemonic": "BEQ",
"operands": "loc_456B",
"kind": "branch",
"targets": [
17771
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17768,
"address_region": "program_or_external",
"bytes": "1ED531",
"text": "BSR loc_1A9C",
"mnemonic": "BSR",
"operands": "loc_1A9C",
"kind": "call",
"targets": [
6812
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17771,
"address_region": "program_or_external",
"bytes": "203B",
"text": "BRA loc_45A8",
"mnemonic": "BRA",
"operands": "loc_45A8",
"kind": "jump",
"targets": [
17832
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17773,
"address_region": "program_or_external",
"bytes": "0E46",
"text": "BSR loc_45B5",
"mnemonic": "BSR",
"operands": "loc_45B5",
"kind": "call",
"targets": [
17845
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17775,
"address_region": "program_or_external",
"bytes": "4C0002",
"text": "CMP:I #H'0002, R4",
"mnemonic": "CMP:I",
"operands": "#H'0002, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17778,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_4577",
"mnemonic": "BEQ",
"operands": "loc_4577",
"kind": "branch",
"targets": [
17783
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17780,
"address_region": "program_or_external",
"bytes": "1ED56D",
"text": "BSR loc_1AE4",
"mnemonic": "BSR",
"operands": "loc_1AE4",
"kind": "call",
"targets": [
6884
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17783,
"address_region": "program_or_external",
"bytes": "202F",
"text": "BRA loc_45A8",
"mnemonic": "BRA",
"operands": "loc_45A8",
"kind": "jump",
"targets": [
17832
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17785,
"address_region": "program_or_external",
"bytes": "0E3A",
"text": "BSR loc_45B5",
"mnemonic": "BSR",
"operands": "loc_45B5",
"kind": "call",
"targets": [
17845
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17787,
"address_region": "program_or_external",
"bytes": "4C0002",
"text": "CMP:I #H'0002, R4",
"mnemonic": "CMP:I",
"operands": "#H'0002, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17790,
"address_region": "program_or_external",
"bytes": "2703",
"text": "BEQ loc_4583",
"mnemonic": "BEQ",
"operands": "loc_4583",
"kind": "branch",
"targets": [
17795
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17792,
"address_region": "program_or_external",
"bytes": "1ED588",
"text": "BSR loc_1B0B",
"mnemonic": "BSR",
"operands": "loc_1B0B",
"kind": "call",
"targets": [
6923
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17795,
"address_region": "program_or_external",
"bytes": "2023",
"text": "BRA loc_45A8",
"mnemonic": "BRA",
"operands": "loc_45A8",
"kind": "jump",
"targets": [
17832
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17797,
"address_region": "program_or_external",
"bytes": "15F7700620",
"text": "MOV:G.B #H'20, @H'F770",
"mnemonic": "MOV:G.B",
"operands": "#H'20, @H'F770",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63344,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17802,
"address_region": "program_or_external",
"bytes": "1DF77294",
"text": "MOV:G.W R4, @H'F772",
"mnemonic": "MOV:G.W",
"operands": "R4, @H'F772",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63346,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17806,
"address_region": "program_or_external",
"bytes": "1E0369",
"text": "BSR loc_48FA",
"mnemonic": "BSR",
"operands": "loc_48FA",
"kind": "call",
"targets": [
18682
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17809,
"address_region": "program_or_external",
"bytes": "2015",
"text": "BRA loc_45A8",
"mnemonic": "BRA",
"operands": "loc_45A8",
"kind": "jump",
"targets": [
17832
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17811,
"address_region": "program_or_external",
"bytes": "0E20",
"text": "BSR loc_45B5",
"mnemonic": "BSR",
"operands": "loc_45B5",
"kind": "call",
"targets": [
17845
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17813,
"address_region": "program_or_external",
"bytes": "4C0002",
"text": "CMP:I #H'0002, R4",
"mnemonic": "CMP:I",
"operands": "#H'0002, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17816,
"address_region": "program_or_external",
"bytes": "270C",
"text": "BEQ loc_45A6",
"mnemonic": "BEQ",
"operands": "loc_45A6",
"kind": "branch",
"targets": [
17830
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17818,
"address_region": "program_or_external",
"bytes": "15F7700620",
"text": "MOV:G.B #H'20, @H'F770",
"mnemonic": "MOV:G.B",
"operands": "#H'20, @H'F770",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63344,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17823,
"address_region": "program_or_external",
"bytes": "1DF77294",
"text": "MOV:G.W R4, @H'F772",
"mnemonic": "MOV:G.W",
"operands": "R4, @H'F772",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63346,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17827,
"address_region": "program_or_external",
"bytes": "1E0354",
"text": "BSR loc_48FA",
"mnemonic": "BSR",
"operands": "loc_48FA",
"kind": "call",
"targets": [
18682
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17830,
"address_region": "program_or_external",
"bytes": "2000",
"text": "BRA loc_45A8",
"mnemonic": "BRA",
"operands": "loc_45A8",
"kind": "jump",
"targets": [
17832
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17832,
"address_region": "program_or_external",
"bytes": "1DF69A84",
"text": "MOV:G.W @H'F69A, R4",
"mnemonic": "MOV:G.W",
"operands": "@H'F69A, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63130,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17836,
"address_region": "program_or_external",
"bytes": "1DF6BA94",
"text": "MOV:G.W R4, @H'F6BA",
"mnemonic": "MOV:G.W",
"operands": "R4, @H'F6BA",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63162,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17840,
"address_region": "program_or_external",
"bytes": "15FB0213",
"text": "CLR.B @H'FB02",
"mnemonic": "CLR.B",
"operands": "@H'FB02",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64258,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17844,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17845,
"address_region": "program_or_external",
"bytes": "15F6F924",
"text": "ADD:G.B @H'F6F9, R4",
"mnemonic": "ADD:G.B",
"operands": "@H'F6F9, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63225,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17849,
"address_region": "program_or_external",
"bytes": "4488",
"text": "CMP:E #H'88, R4",
"mnemonic": "CMP:E",
"operands": "#H'88, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17851,
"address_region": "program_or_external",
"bytes": "240D",
"text": "BCC loc_45CA",
"mnemonic": "BCC",
"operands": "loc_45CA",
"kind": "branch",
"targets": [
17866
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17853,
"address_region": "program_or_external",
"bytes": "4478",
"text": "CMP:E #H'78, R4",
"mnemonic": "CMP:E",
"operands": "#H'78, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17855,
"address_region": "program_or_external",
"bytes": "2313",
"text": "BLS loc_45D4",
"mnemonic": "BLS",
"operands": "loc_45D4",
"kind": "branch",
"targets": [
17876
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17857,
"address_region": "program_or_external",
"bytes": "15F6F994",
"text": "MOV:G.B R4, @H'F6F9",
"mnemonic": "MOV:G.B",
"operands": "R4, @H'F6F9",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63225,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17861,
"address_region": "program_or_external",
"bytes": "5C0002",
"text": "MOV:I.W #H'0002, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0002, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17864,
"address_region": "program_or_external",
"bytes": "2012",
"text": "BRA loc_45DC",
"mnemonic": "BRA",
"operands": "loc_45DC",
"kind": "jump",
"targets": [
17884
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17866,
"address_region": "program_or_external",
"bytes": "15F6F90680",
"text": "MOV:G.B #H'80, @H'F6F9",
"mnemonic": "MOV:G.B",
"operands": "#H'80, @H'F6F9",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63225,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17871,
"address_region": "program_or_external",
"bytes": "5C0000",
"text": "MOV:I.W #H'0000, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0000, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17874,
"address_region": "program_or_external",
"bytes": "2008",
"text": "BRA loc_45DC",
"mnemonic": "BRA",
"operands": "loc_45DC",
"kind": "jump",
"targets": [
17884
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17876,
"address_region": "program_or_external",
"bytes": "15F6F90680",
"text": "MOV:G.B #H'80, @H'F6F9",
"mnemonic": "MOV:G.B",
"operands": "#H'80, @H'F6F9",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63225,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 17881,
"address_region": "program_or_external",
"bytes": "5C0001",
"text": "MOV:I.W #H'0001, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0001, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 17884,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 18671,
"address_region": "program_or_external",
"bytes": "1DF73480",
"text": "MOV:G.W @H'F734, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F734, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63284,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 18675,
"address_region": "program_or_external",
"bytes": "1DF73290",
"text": "MOV:G.W R0, @H'F732",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F732",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63282,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 18679,
"address_region": "program_or_external",
"bytes": "0E01",
"text": "BSR loc_48FA",
"mnemonic": "BSR",
"operands": "loc_48FA",
"kind": "call",
"targets": [
18682
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 18681,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 18682,
"address_region": "program_or_external",
"bytes": "15FB03F7",
"text": "BTST.B #7, @H'FB03",
"mnemonic": "BTST.B",
"operands": "#7, @H'FB03",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64259,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 18686,
"address_region": "program_or_external",
"bytes": "2629",
"text": "BNE loc_4929",
"mnemonic": "BNE",
"operands": "loc_4929",
"kind": "branch",
"targets": [
18729
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 18688,
"address_region": "program_or_external",
"bytes": "15F732041A",
"text": "CMP:G.B #H'1A, @H'F732",
"mnemonic": "CMP:G.B",
"operands": "#H'1A, @H'F732",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63282,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 18693,
"address_region": "program_or_external",
"bytes": "2722",
"text": "BEQ loc_4929",
"mnemonic": "BEQ",
"operands": "loc_4929",
"kind": "branch",
"targets": [
18729
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 18695,
"address_region": "program_or_external",
"bytes": "1DF732051900",
"text": "CMP:G.W #H'1900, @H'F732",
"mnemonic": "CMP:G.W",
"operands": "#H'1900, @H'F732",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63282,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 18701,
"address_region": "program_or_external",
"bytes": "271A",
"text": "BEQ loc_4929",
"mnemonic": "BEQ",
"operands": "loc_4929",
"kind": "branch",
"targets": [
18729
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 18703,
"address_region": "program_or_external",
"bytes": "1DE1ECFD",
"text": "BTST.W #13, @H'E1EC",
"mnemonic": "BTST.W",
"operands": "#13, @H'E1EC",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 57836,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 18707,
"address_region": "program_or_external",
"bytes": "2714",
"text": "BEQ loc_4929",
"mnemonic": "BEQ",
"operands": "loc_4929",
"kind": "branch",
"targets": [
18729
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 18709,
"address_region": "program_or_external",
"bytes": "1DE1EC80",
"text": "MOV:G.W @H'E1EC, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'E1EC, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 57836,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 18713,
"address_region": "program_or_external",
"bytes": "0C9FFF50",
"text": "AND.W #H'9FFF, R0",
"mnemonic": "AND.W",
"operands": "#H'9FFF, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 18717,
"address_region": "program_or_external",
"bytes": "1DE9EC90",
"text": "MOV:G.W R0, @H'E9EC",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'E9EC",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 59884,
"name": null,
"region": "program_or_external",
"kind": "program"
}
],
"comment": "",
"valid": true
},
{
"address": 18721,
"address_region": "program_or_external",
"bytes": "5280",
"text": "MOV:E.B #H'80, R2",
"mnemonic": "MOV:E.B",
"operands": "#H'80, R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 18723,
"address_region": "program_or_external",
"bytes": "5B00F6",
"text": "MOV:I.W #H'00F6, R3",
"mnemonic": "MOV:I.W",
"operands": "#H'00F6, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 18726,
"address_region": "program_or_external",
"bytes": "1EF52B",
"text": "BSR loc_3E54",
"mnemonic": "BSR",
"operands": "loc_3E54",
"kind": "call",
"targets": [
15956
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 18729,
"address_region": "program_or_external",
"bytes": "15F76EF6",
"text": "BTST.B #6, @H'F76E",
"mnemonic": "BTST.B",
"operands": "#6, @H'F76E",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63342,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 18733,
"address_region": "program_or_external",
"bytes": "260E",
"text": "BNE loc_493D",
"mnemonic": "BNE",
"operands": "loc_493D",
"kind": "branch",
"targets": [
18749
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 18735,
"address_region": "program_or_external",
"bytes": "15F73280",
"text": "MOV:G.B @H'F732, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F732, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63282,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 18739,
"address_region": "program_or_external",
"bytes": "A012",
"text": "EXTU.B R0",
"mnemonic": "EXTU.B",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 18741,
"address_region": "program_or_external",
"bytes": "A01A",
"text": "SHLL.B R0",
"mnemonic": "SHLL.B",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 18743,
"address_region": "program_or_external",
"bytes": "F8493E80",
"text": "MOV:G.W @(H'493E,R0), R0",
"mnemonic": "MOV:G.W",
"operands": "@(H'493E,R0), R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 18747,
"address_region": "program_or_external",
"bytes": "11D8",
"text": "JSR @R0",
"mnemonic": "JSR",
"operands": "@R0",
"kind": "call",
"targets": [],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 18749,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25094,
"address_region": "program_or_external",
"bytes": "0C01FF55",
"text": "AND.W #H'01FF, R5",
"mnemonic": "AND.W",
"operands": "#H'01FF, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25098,
"address_region": "program_or_external",
"bytes": "4D007F",
"text": "CMP:I #H'007F, R5",
"mnemonic": "CMP:I",
"operands": "#H'007F, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25101,
"address_region": "program_or_external",
"bytes": "2307",
"text": "BLS loc_6216",
"mnemonic": "BLS",
"operands": "loc_6216",
"kind": "branch",
"targets": [
25110
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25103,
"address_region": "program_or_external",
"bytes": "4D017F",
"text": "CMP:I #H'017F, R5",
"mnemonic": "CMP:I",
"operands": "#H'017F, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25106,
"address_region": "program_or_external",
"bytes": "2304",
"text": "BLS loc_6218",
"mnemonic": "BLS",
"operands": "loc_6218",
"kind": "branch",
"targets": [
25112
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25108,
"address_region": "program_or_external",
"bytes": "200C",
"text": "BRA loc_6222",
"mnemonic": "BRA",
"operands": "loc_6222",
"kind": "jump",
"targets": [
25122
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25110,
"address_region": "program_or_external",
"bytes": "2012",
"text": "BRA loc_622A",
"mnemonic": "BRA",
"operands": "loc_622A",
"kind": "jump",
"targets": [
25130
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25112,
"address_region": "program_or_external",
"bytes": "0C008035",
"text": "SUB.W #H'0080, R5",
"mnemonic": "SUB.W",
"operands": "#H'0080, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25116,
"address_region": "program_or_external",
"bytes": "0C010025",
"text": "ADD:G.W #H'0100, R5",
"mnemonic": "ADD:G.W",
"operands": "#H'0100, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25120,
"address_region": "program_or_external",
"bytes": "2008",
"text": "BRA loc_622A",
"mnemonic": "BRA",
"operands": "loc_622A",
"kind": "jump",
"targets": [
25130
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25122,
"address_region": "program_or_external",
"bytes": "0C018035",
"text": "SUB.W #H'0180, R5",
"mnemonic": "SUB.W",
"operands": "#H'0180, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25126,
"address_region": "program_or_external",
"bytes": "0C020025",
"text": "ADD:G.W #H'0200, R5",
"mnemonic": "ADD:G.W",
"operands": "#H'0200, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25130,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25131,
"address_region": "program_or_external",
"bytes": "AD84",
"text": "MOV:G.W R5, R4",
"mnemonic": "MOV:G.W",
"operands": "R5, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25133,
"address_region": "program_or_external",
"bytes": "A512",
"text": "EXTU.B R5",
"mnemonic": "EXTU.B",
"operands": "R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25135,
"address_region": "program_or_external",
"bytes": "A410",
"text": "SWAP.B R4",
"mnemonic": "SWAP.B",
"operands": "R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25137,
"address_region": "program_or_external",
"bytes": "040754",
"text": "AND.B #H'07, R4",
"mnemonic": "AND.B",
"operands": "#H'07, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25140,
"address_region": "program_or_external",
"bytes": "4400",
"text": "CMP:E #H'00, R4",
"mnemonic": "CMP:E",
"operands": "#H'00, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25142,
"address_region": "program_or_external",
"bytes": "270C",
"text": "BEQ loc_6244",
"mnemonic": "BEQ",
"operands": "loc_6244",
"kind": "branch",
"targets": [
25156
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25144,
"address_region": "program_or_external",
"bytes": "4401",
"text": "CMP:E #H'01, R4",
"mnemonic": "CMP:E",
"operands": "#H'01, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25146,
"address_region": "program_or_external",
"bytes": "2711",
"text": "BEQ loc_624D",
"mnemonic": "BEQ",
"operands": "loc_624D",
"kind": "branch",
"targets": [
25165
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25148,
"address_region": "program_or_external",
"bytes": "4402",
"text": "CMP:E #H'02, R4",
"mnemonic": "CMP:E",
"operands": "#H'02, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25150,
"address_region": "program_or_external",
"bytes": "2716",
"text": "BEQ loc_6256",
"mnemonic": "BEQ",
"operands": "loc_6256",
"kind": "branch",
"targets": [
25174
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25152,
"address_region": "program_or_external",
"bytes": "4403",
"text": "CMP:E #H'03, R4",
"mnemonic": "CMP:E",
"operands": "#H'03, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25154,
"address_region": "program_or_external",
"bytes": "271B",
"text": "BEQ loc_625F",
"mnemonic": "BEQ",
"operands": "loc_625F",
"kind": "branch",
"targets": [
25183
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25156,
"address_region": "program_or_external",
"bytes": "457F",
"text": "CMP:E #H'7F, R5",
"mnemonic": "CMP:E",
"operands": "#H'7F, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25158,
"address_region": "program_or_external",
"bytes": "2217",
"text": "BHI loc_625F",
"mnemonic": "BHI",
"operands": "loc_625F",
"kind": "branch",
"targets": [
25183
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25160,
"address_region": "program_or_external",
"bytes": "5C0000",
"text": "MOV:I.W #H'0000, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0000, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25163,
"address_region": "program_or_external",
"bytes": "2017",
"text": "BRA loc_6264",
"mnemonic": "BRA",
"operands": "loc_6264",
"kind": "jump",
"targets": [
25188
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25165,
"address_region": "program_or_external",
"bytes": "45FF",
"text": "CMP:E #H'FF, R5",
"mnemonic": "CMP:E",
"operands": "#H'FF, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25167,
"address_region": "program_or_external",
"bytes": "220E",
"text": "BHI loc_625F",
"mnemonic": "BHI",
"operands": "loc_625F",
"kind": "branch",
"targets": [
25183
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25169,
"address_region": "program_or_external",
"bytes": "5C0080",
"text": "MOV:I.W #H'0080, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0080, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25172,
"address_region": "program_or_external",
"bytes": "200E",
"text": "BRA loc_6264",
"mnemonic": "BRA",
"operands": "loc_6264",
"kind": "jump",
"targets": [
25188
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25174,
"address_region": "program_or_external",
"bytes": "457F",
"text": "CMP:E #H'7F, R5",
"mnemonic": "CMP:E",
"operands": "#H'7F, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25176,
"address_region": "program_or_external",
"bytes": "2205",
"text": "BHI loc_625F",
"mnemonic": "BHI",
"operands": "loc_625F",
"kind": "branch",
"targets": [
25183
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25178,
"address_region": "program_or_external",
"bytes": "5C0180",
"text": "MOV:I.W #H'0180, R4",
"mnemonic": "MOV:I.W",
"operands": "#H'0180, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25181,
"address_region": "program_or_external",
"bytes": "2005",
"text": "BRA loc_6264",
"mnemonic": "BRA",
"operands": "loc_6264",
"kind": "jump",
"targets": [
25188
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25183,
"address_region": "program_or_external",
"bytes": "AC13",
"text": "CLR.W R4",
"mnemonic": "CLR.W",
"operands": "R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25185,
"address_region": "program_or_external",
"bytes": "5D01FF",
"text": "MOV:I.W #H'01FF, R5",
"mnemonic": "MOV:I.W",
"operands": "#H'01FF, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25188,
"address_region": "program_or_external",
"bytes": "AC25",
"text": "ADD:G.W R4, R5",
"mnemonic": "ADD:G.W",
"operands": "R4, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 25190,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47654,
"address_region": "program_or_external",
"bytes": "15F9C016",
"text": "TST.B @H'F9C0",
"mnemonic": "TST.B",
"operands": "@H'F9C0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63936,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47658,
"address_region": "program_or_external",
"bytes": "26FA",
"text": "BNE loc_BA26",
"mnemonic": "BNE",
"operands": "loc_BA26",
"kind": "branch",
"targets": [
47654
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47660,
"address_region": "program_or_external",
"bytes": "15F9C00664",
"text": "MOV:G.B #H'64, @H'F9C0",
"mnemonic": "MOV:G.B",
"operands": "#H'64, @H'F9C0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63936,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47665,
"address_region": "program_or_external",
"bytes": "15F9C40607",
"text": "MOV:G.B #H'07, @H'F9C4",
"mnemonic": "MOV:G.B",
"operands": "#H'07, @H'F9C4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63940,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47670,
"address_region": "program_or_external",
"bytes": "1DF85080",
"text": "MOV:G.W @H'F850, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F850, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63568,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47674,
"address_region": "program_or_external",
"bytes": "1DF85890",
"text": "MOV:G.W R0, @H'F858",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F858",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63576,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47678,
"address_region": "program_or_external",
"bytes": "1DF85280",
"text": "MOV:G.W @H'F852, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F852, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63570,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47682,
"address_region": "program_or_external",
"bytes": "1DF85A90",
"text": "MOV:G.W R0, @H'F85A",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F85A",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63578,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47686,
"address_region": "program_or_external",
"bytes": "15F85480",
"text": "MOV:G.B @H'F854, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F854, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63572,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47690,
"address_region": "program_or_external",
"bytes": "15F85C90",
"text": "MOV:G.B R0, @H'F85C",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F85C",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63580,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47694,
"address_region": "program_or_external",
"bytes": "505A",
"text": "MOV:E.B #H'5A, R0",
"mnemonic": "MOV:E.B",
"operands": "#H'5A, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47696,
"address_region": "program_or_external",
"bytes": "15F85860",
"text": "XOR.B @H'F858, R0",
"mnemonic": "XOR.B",
"operands": "@H'F858, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63576,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47700,
"address_region": "program_or_external",
"bytes": "15F85960",
"text": "XOR.B @H'F859, R0",
"mnemonic": "XOR.B",
"operands": "@H'F859, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63577,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47704,
"address_region": "program_or_external",
"bytes": "15F85A60",
"text": "XOR.B @H'F85A, R0",
"mnemonic": "XOR.B",
"operands": "@H'F85A, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63578,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47708,
"address_region": "program_or_external",
"bytes": "15F85B60",
"text": "XOR.B @H'F85B, R0",
"mnemonic": "XOR.B",
"operands": "@H'F85B, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63579,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47712,
"address_region": "program_or_external",
"bytes": "15F85C60",
"text": "XOR.B @H'F85C, R0",
"mnemonic": "XOR.B",
"operands": "@H'F85C, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63580,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47716,
"address_region": "program_or_external",
"bytes": "15F85D90",
"text": "MOV:G.B R0, @H'F85D",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F85D",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63581,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47720,
"address_region": "program_or_external",
"bytes": "15FEDCF7",
"text": "BTST.B #7, @SCI1_SSR",
"mnemonic": "BTST.B",
"operands": "#7, @SCI1_SSR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65244,
"name": "SCI1_SSR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "",
"valid": true
},
{
"address": 47724,
"address_region": "program_or_external",
"bytes": "27FA",
"text": "BEQ loc_BA68",
"mnemonic": "BEQ",
"operands": "loc_BA68",
"kind": "branch",
"targets": [
47720
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47726,
"address_region": "program_or_external",
"bytes": "15F85880",
"text": "MOV:G.B @H'F858, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F858, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63576,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47730,
"address_region": "program_or_external",
"bytes": "15FEDB90",
"text": "MOV:G.B R0, @SCI1_TDR",
"mnemonic": "MOV:G.B",
"operands": "R0, @SCI1_TDR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65243,
"name": "SCI1_TDR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "SCI1_TDR",
"valid": true
},
{
"address": 47734,
"address_region": "program_or_external",
"bytes": "15F9C20601",
"text": "MOV:G.B #H'01, @H'F9C2",
"mnemonic": "MOV:G.B",
"operands": "#H'01, @H'F9C2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63938,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47739,
"address_region": "program_or_external",
"bytes": "15FEDCD7",
"text": "BCLR.B #7, @SCI1_SSR",
"mnemonic": "BCLR.B",
"operands": "#7, @SCI1_SSR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65244,
"name": "SCI1_SSR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear TDRE (bit 7) of SCI1_SSR",
"valid": true
},
{
"address": 47743,
"address_region": "program_or_external",
"bytes": "15FEDAC7",
"text": "BSET.B #7, @SCI1_SCR",
"mnemonic": "BSET.B",
"operands": "#7, @SCI1_SCR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65242,
"name": "SCI1_SCR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set TIE (bit 7) of SCI1_SCR",
"valid": true
},
{
"address": 47747,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47748,
"address_region": "program_or_external",
"bytes": "15FAA2F3",
"text": "BTST.B #3, @H'FAA2",
"mnemonic": "BTST.B",
"operands": "#3, @H'FAA2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64162,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47752,
"address_region": "program_or_external",
"bytes": "271F",
"text": "BEQ loc_BAA9",
"mnemonic": "BEQ",
"operands": "loc_BAA9",
"kind": "branch",
"targets": [
47785
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47754,
"address_region": "program_or_external",
"bytes": "15FAA5F7",
"text": "BTST.B #7, @H'FAA5",
"mnemonic": "BTST.B",
"operands": "#7, @H'FAA5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64165,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47758,
"address_region": "program_or_external",
"bytes": "2719",
"text": "BEQ loc_BAA9",
"mnemonic": "BEQ",
"operands": "loc_BAA9",
"kind": "branch",
"targets": [
47785
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47760,
"address_region": "program_or_external",
"bytes": "15F9C316",
"text": "TST.B @H'F9C3",
"mnemonic": "TST.B",
"operands": "@H'F9C3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63939,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47764,
"address_region": "program_or_external",
"bytes": "2713",
"text": "BEQ loc_BAA9",
"mnemonic": "BEQ",
"operands": "loc_BAA9",
"kind": "branch",
"targets": [
47785
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47766,
"address_region": "program_or_external",
"bytes": "15FAA2D3",
"text": "BCLR.B #3, @H'FAA2",
"mnemonic": "BCLR.B",
"operands": "#3, @H'FAA2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64162,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47770,
"address_region": "program_or_external",
"bytes": "15FAA313",
"text": "CLR.B @H'FAA3",
"mnemonic": "CLR.B",
"operands": "@H'FAA3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64163,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47774,
"address_region": "program_or_external",
"bytes": "15FEDAD7",
"text": "BCLR.B #7, @SCI1_SCR",
"mnemonic": "BCLR.B",
"operands": "#7, @SCI1_SCR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65242,
"name": "SCI1_SCR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear TIE (bit 7) of SCI1_SCR",
"valid": true
},
{
"address": 47778,
"address_region": "program_or_external",
"bytes": "15F9C0061F",
"text": "MOV:G.B #H'1F, @H'F9C0",
"mnemonic": "MOV:G.B",
"operands": "#H'1F, @H'F9C0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63936,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47783,
"address_region": "program_or_external",
"bytes": "2048",
"text": "BRA loc_BAF1",
"mnemonic": "BRA",
"operands": "loc_BAF1",
"kind": "jump",
"targets": [
47857
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47785,
"address_region": "program_or_external",
"bytes": "BF90",
"text": "MOV:G.W R0, @-R7",
"mnemonic": "MOV:G.W",
"operands": "R0, @-R7",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 5,
"base_cycles": 5,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47787,
"address_region": "program_or_external",
"bytes": "15F9C280",
"text": "MOV:G.B @H'F9C2, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F9C2, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63938,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47791,
"address_region": "program_or_external",
"bytes": "A012",
"text": "EXTU.B R0",
"mnemonic": "EXTU.B",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47793,
"address_region": "program_or_external",
"bytes": "F0F85880",
"text": "MOV:G.B @(-H'07A8,R0), R0",
"mnemonic": "MOV:G.B",
"operands": "@(-H'07A8,R0), R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47797,
"address_region": "program_or_external",
"bytes": "15FEDB90",
"text": "MOV:G.B R0, @SCI1_TDR",
"mnemonic": "MOV:G.B",
"operands": "R0, @SCI1_TDR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65243,
"name": "SCI1_TDR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "SCI1_TDR",
"valid": true
},
{
"address": 47801,
"address_region": "program_or_external",
"bytes": "CF80",
"text": "MOV:G.W @R7+, R0",
"mnemonic": "MOV:G.W",
"operands": "@R7+, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 5,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47803,
"address_region": "program_or_external",
"bytes": "15FEDCD7",
"text": "BCLR.B #7, @SCI1_SSR",
"mnemonic": "BCLR.B",
"operands": "#7, @SCI1_SSR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65244,
"name": "SCI1_SSR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear TDRE (bit 7) of SCI1_SSR",
"valid": true
},
{
"address": 47807,
"address_region": "program_or_external",
"bytes": "15F9C208",
"text": "ADD:Q.B #1, @H'F9C2",
"mnemonic": "ADD:Q.B",
"operands": "#1, @H'F9C2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63938,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47811,
"address_region": "program_or_external",
"bytes": "15F9C20406",
"text": "CMP:G.B #H'06, @H'F9C2",
"mnemonic": "CMP:G.B",
"operands": "#H'06, @H'F9C2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63938,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47816,
"address_region": "program_or_external",
"bytes": "2627",
"text": "BNE loc_BAF1",
"mnemonic": "BNE",
"operands": "loc_BAF1",
"kind": "branch",
"targets": [
47857
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47818,
"address_region": "program_or_external",
"bytes": "15FEDAD7",
"text": "BCLR.B #7, @SCI1_SCR",
"mnemonic": "BCLR.B",
"operands": "#7, @SCI1_SCR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65242,
"name": "SCI1_SCR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear TIE (bit 7) of SCI1_SCR",
"valid": true
},
{
"address": 47822,
"address_region": "program_or_external",
"bytes": "15F795F6",
"text": "BTST.B #6, @H'F795",
"mnemonic": "BTST.B",
"operands": "#6, @H'F795",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63381,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47826,
"address_region": "program_or_external",
"bytes": "2614",
"text": "BNE loc_BAE8",
"mnemonic": "BNE",
"operands": "loc_BAE8",
"kind": "branch",
"targets": [
47848
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47828,
"address_region": "program_or_external",
"bytes": "15F791F7",
"text": "BTST.B #7, @H'F791",
"mnemonic": "BTST.B",
"operands": "#7, @H'F791",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63377,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47832,
"address_region": "program_or_external",
"bytes": "2607",
"text": "BNE loc_BAE1",
"mnemonic": "BNE",
"operands": "loc_BAE1",
"kind": "branch",
"targets": [
47841
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47834,
"address_region": "program_or_external",
"bytes": "15F9C00609",
"text": "MOV:G.B #H'09, @H'F9C0",
"mnemonic": "MOV:G.B",
"operands": "#H'09, @H'F9C0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63936,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47839,
"address_region": "program_or_external",
"bytes": "200C",
"text": "BRA loc_BAED",
"mnemonic": "BRA",
"operands": "loc_BAED",
"kind": "jump",
"targets": [
47853
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47841,
"address_region": "program_or_external",
"bytes": "15F9C00609",
"text": "MOV:G.B #H'09, @H'F9C0",
"mnemonic": "MOV:G.B",
"operands": "#H'09, @H'F9C0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63936,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47846,
"address_region": "program_or_external",
"bytes": "2005",
"text": "BRA loc_BAED",
"mnemonic": "BRA",
"operands": "loc_BAED",
"kind": "jump",
"targets": [
47853
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47848,
"address_region": "program_or_external",
"bytes": "15F9C006F0",
"text": "MOV:G.B #H'F0, @H'F9C0",
"mnemonic": "MOV:G.B",
"operands": "#H'F0, @H'F9C0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63936,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47853,
"address_region": "program_or_external",
"bytes": "15F9C113",
"text": "CLR.B @H'F9C1",
"mnemonic": "CLR.B",
"operands": "@H'F9C1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63937,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47857,
"address_region": "program_or_external",
"bytes": "0A",
"text": "RTE",
"mnemonic": "RTE",
"operands": "",
"kind": "rte",
"targets": [],
"cycles": {
"cycles": 14,
"base_cycles": 13,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47858,
"address_region": "program_or_external",
"bytes": "15F9B581",
"text": "MOV:G.B @H'F9B5, R1",
"mnemonic": "MOV:G.B",
"operands": "@H'F9B5, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63925,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47862,
"address_region": "program_or_external",
"bytes": "A112",
"text": "EXTU.B R1",
"mnemonic": "EXTU.B",
"operands": "R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47864,
"address_region": "program_or_external",
"bytes": "15F9B071",
"text": "CMP:G.B @H'F9B0, R1",
"mnemonic": "CMP:G.B",
"operands": "@H'F9B0, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63920,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47868,
"address_region": "program_or_external",
"bytes": "2602",
"text": "BNE loc_BB00",
"mnemonic": "BNE",
"operands": "loc_BB00",
"kind": "branch",
"targets": [
47872
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47870,
"address_region": "program_or_external",
"bytes": "2056",
"text": "BRA loc_BB56",
"mnemonic": "BRA",
"operands": "loc_BB56",
"kind": "jump",
"targets": [
47958
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47872,
"address_region": "program_or_external",
"bytes": "15FAA2C3",
"text": "BSET.B #3, @H'FAA2",
"mnemonic": "BSET.B",
"operands": "#3, @H'FAA2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64162,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47876,
"address_region": "program_or_external",
"bytes": "A980",
"text": "MOV:G.W R1, R0",
"mnemonic": "MOV:G.W",
"operands": "R1, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47878,
"address_region": "program_or_external",
"bytes": "A81A",
"text": "SHLL.W R0",
"mnemonic": "SHLL.W",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47880,
"address_region": "program_or_external",
"bytes": "F8F87080",
"text": "MOV:G.W @(-H'0790,R0), R0",
"mnemonic": "MOV:G.W",
"operands": "@(-H'0790,R0), R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47884,
"address_region": "program_or_external",
"bytes": "A885",
"text": "MOV:G.W R0, R5",
"mnemonic": "MOV:G.W",
"operands": "R0, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47886,
"address_region": "program_or_external",
"bytes": "1EA6F5",
"text": "BSR loc_6206",
"mnemonic": "BSR",
"operands": "loc_6206",
"kind": "call",
"targets": [
25094
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47889,
"address_region": "program_or_external",
"bytes": "A881",
"text": "MOV:G.W R0, R1",
"mnemonic": "MOV:G.W",
"operands": "R0, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47891,
"address_region": "program_or_external",
"bytes": "A110",
"text": "SWAP.B R1",
"mnemonic": "SWAP.B",
"operands": "R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47893,
"address_region": "program_or_external",
"bytes": "A11B",
"text": "SHLR.B R1",
"mnemonic": "SHLR.B",
"operands": "R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47895,
"address_region": "program_or_external",
"bytes": "A182",
"text": "MOV:G.B R1, R2",
"mnemonic": "MOV:G.B",
"operands": "R1, R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47897,
"address_region": "program_or_external",
"bytes": "040751",
"text": "AND.B #H'07, R1",
"mnemonic": "AND.B",
"operands": "#H'07, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47900,
"address_region": "program_or_external",
"bytes": "15F85091",
"text": "MOV:G.B R1, @H'F850",
"mnemonic": "MOV:G.B",
"operands": "R1, @H'F850",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63568,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47904,
"address_region": "program_or_external",
"bytes": "15F85295",
"text": "MOV:G.B R5, @H'F852",
"mnemonic": "MOV:G.B",
"operands": "R5, @H'F852",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63570,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47908,
"address_region": "program_or_external",
"bytes": "A510",
"text": "SWAP.B R5",
"mnemonic": "SWAP.B",
"operands": "R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47910,
"address_region": "program_or_external",
"bytes": "047852",
"text": "AND.B #H'78, R2",
"mnemonic": "AND.B",
"operands": "#H'78, R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47913,
"address_region": "program_or_external",
"bytes": "A245",
"text": "OR.B R2, R5",
"mnemonic": "OR.B",
"operands": "R2, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47915,
"address_region": "program_or_external",
"bytes": "15F85195",
"text": "MOV:G.B R5, @H'F851",
"mnemonic": "MOV:G.B",
"operands": "R5, @H'F851",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63569,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47919,
"address_region": "program_or_external",
"bytes": "0C01FF50",
"text": "AND.W #H'01FF, R0",
"mnemonic": "AND.W",
"operands": "#H'01FF, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47923,
"address_region": "program_or_external",
"bytes": "A81A",
"text": "SHLL.W R0",
"mnemonic": "SHLL.W",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47925,
"address_region": "program_or_external",
"bytes": "F8E80084",
"text": "MOV:G.W @(-H'1800,R0), R4",
"mnemonic": "MOV:G.W",
"operands": "@(-H'1800,R0), R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47929,
"address_region": "program_or_external",
"bytes": "15F85494",
"text": "MOV:G.B R4, @H'F854",
"mnemonic": "MOV:G.B",
"operands": "R4, @H'F854",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63572,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47933,
"address_region": "program_or_external",
"bytes": "A410",
"text": "SWAP.B R4",
"mnemonic": "SWAP.B",
"operands": "R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47935,
"address_region": "program_or_external",
"bytes": "15F85394",
"text": "MOV:G.B R4, @H'F853",
"mnemonic": "MOV:G.B",
"operands": "R4, @H'F853",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63571,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47939,
"address_region": "program_or_external",
"bytes": "1EFEE0",
"text": "BSR loc_BA26",
"mnemonic": "BSR",
"operands": "loc_BA26",
"kind": "call",
"targets": [
47654
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47942,
"address_region": "program_or_external",
"bytes": "1DF9C60701F4",
"text": "MOV:G.W #H'01F4, @H'F9C6",
"mnemonic": "MOV:G.W",
"operands": "#H'01F4, @H'F9C6",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 11,
"base_cycles": 9,
"alignment_adjustment": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63942,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47948,
"address_region": "program_or_external",
"bytes": "15F9C80614",
"text": "MOV:G.B #H'14, @H'F9C8",
"mnemonic": "MOV:G.B",
"operands": "#H'14, @H'F9C8",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63944,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47953,
"address_region": "program_or_external",
"bytes": "15FAA30680",
"text": "MOV:G.B #H'80, @H'FAA3",
"mnemonic": "MOV:G.B",
"operands": "#H'80, @H'FAA3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64163,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47958,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47959,
"address_region": "program_or_external",
"bytes": "15FAA4C7",
"text": "BSET.B #7, @H'FAA4",
"mnemonic": "BSET.B",
"operands": "#7, @H'FAA4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64164,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47963,
"address_region": "program_or_external",
"bytes": "15FEDCD5",
"text": "BCLR.B #5, @SCI1_SSR",
"mnemonic": "BCLR.B",
"operands": "#5, @SCI1_SSR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65244,
"name": "SCI1_SSR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear ORER (bit 5) of SCI1_SSR",
"valid": true
},
{
"address": 47967,
"address_region": "program_or_external",
"bytes": "15FEDCD4",
"text": "BCLR.B #4, @SCI1_SSR",
"mnemonic": "BCLR.B",
"operands": "#4, @SCI1_SSR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65244,
"name": "SCI1_SSR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear FER (bit 4) of SCI1_SSR",
"valid": true
},
{
"address": 47971,
"address_region": "program_or_external",
"bytes": "15FEDCD3",
"text": "BCLR.B #3, @SCI1_SSR",
"mnemonic": "BCLR.B",
"operands": "#3, @SCI1_SSR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65244,
"name": "SCI1_SSR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear PER (bit 3) of SCI1_SSR",
"valid": true
},
{
"address": 47975,
"address_region": "program_or_external",
"bytes": "1203",
"text": "STM.W {R0,R1}, @-SP",
"mnemonic": "STM.W",
"operands": "{R0,R1}, @-SP",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 12,
"note": "6+3n, n=2",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47977,
"address_region": "program_or_external",
"bytes": "15FEDCD6",
"text": "BCLR.B #6, @SCI1_SSR",
"mnemonic": "BCLR.B",
"operands": "#6, @SCI1_SSR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65244,
"name": "SCI1_SSR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear RDRF (bit 6) of SCI1_SSR",
"valid": true
},
{
"address": 47981,
"address_region": "program_or_external",
"bytes": "15FEDD80",
"text": "MOV:G.B @SCI1_RDR, R0",
"mnemonic": "MOV:G.B",
"operands": "@SCI1_RDR, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65245,
"name": "SCI1_RDR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "",
"valid": true
},
{
"address": 47985,
"address_region": "program_or_external",
"bytes": "15F9C116",
"text": "TST.B @H'F9C1",
"mnemonic": "TST.B",
"operands": "@H'F9C1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63937,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47989,
"address_region": "program_or_external",
"bytes": "2606",
"text": "BNE loc_BB7D",
"mnemonic": "BNE",
"operands": "loc_BB7D",
"kind": "branch",
"targets": [
47997
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47991,
"address_region": "program_or_external",
"bytes": "15F9C313",
"text": "CLR.B @H'F9C3",
"mnemonic": "CLR.B",
"operands": "@H'F9C3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63939,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 47995,
"address_region": "program_or_external",
"bytes": "200D",
"text": "BRA loc_BB8A",
"mnemonic": "BRA",
"operands": "loc_BB8A",
"kind": "jump",
"targets": [
48010
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 47997,
"address_region": "program_or_external",
"bytes": "15F9C30405",
"text": "CMP:G.B #H'05, @H'F9C3",
"mnemonic": "CMP:G.B",
"operands": "#H'05, @H'F9C3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63939,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48002,
"address_region": "program_or_external",
"bytes": "2306",
"text": "BLS loc_BB8A",
"mnemonic": "BLS",
"operands": "loc_BB8A",
"kind": "branch",
"targets": [
48010
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48004,
"address_region": "program_or_external",
"bytes": "15FAA413",
"text": "CLR.B @H'FAA4",
"mnemonic": "CLR.B",
"operands": "@H'FAA4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64164,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48008,
"address_region": "program_or_external",
"bytes": "2019",
"text": "BRA loc_BBA3",
"mnemonic": "BRA",
"operands": "loc_BBA3",
"kind": "jump",
"targets": [
48035
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48010,
"address_region": "program_or_external",
"bytes": "15F9C381",
"text": "MOV:G.B @H'F9C3, R1",
"mnemonic": "MOV:G.B",
"operands": "@H'F9C3, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63939,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48014,
"address_region": "program_or_external",
"bytes": "A112",
"text": "EXTU.B R1",
"mnemonic": "EXTU.B",
"operands": "R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48016,
"address_region": "program_or_external",
"bytes": "F1F86890",
"text": "MOV:G.B R0, @(-H'0798,R1)",
"mnemonic": "MOV:G.B",
"operands": "R0, @(-H'0798,R1)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48020,
"address_region": "program_or_external",
"bytes": "A108",
"text": "ADD:Q.B #1, R1",
"mnemonic": "ADD:Q.B",
"operands": "#1, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48022,
"address_region": "program_or_external",
"bytes": "15F9C391",
"text": "MOV:G.B R1, @H'F9C3",
"mnemonic": "MOV:G.B",
"operands": "R1, @H'F9C3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63939,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48026,
"address_region": "program_or_external",
"bytes": "4106",
"text": "CMP:E #H'06, R1",
"mnemonic": "CMP:E",
"operands": "#H'06, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48028,
"address_region": "program_or_external",
"bytes": "2605",
"text": "BNE loc_BBA3",
"mnemonic": "BNE",
"operands": "loc_BBA3",
"kind": "branch",
"targets": [
48035
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48030,
"address_region": "program_or_external",
"bytes": "15F9C50614",
"text": "MOV:G.B #H'14, @H'F9C5",
"mnemonic": "MOV:G.B",
"operands": "#H'14, @H'F9C5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63941,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48035,
"address_region": "program_or_external",
"bytes": "15F9C10605",
"text": "MOV:G.B #H'05, @H'F9C1",
"mnemonic": "MOV:G.B",
"operands": "#H'05, @H'F9C1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63937,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48040,
"address_region": "program_or_external",
"bytes": "0203",
"text": "LDM.W @SP+, {R0,R1}",
"mnemonic": "LDM.W",
"operands": "@SP+, {R0,R1}",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 14,
"note": "6+4n, n=2",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48042,
"address_region": "program_or_external",
"bytes": "0A",
"text": "RTE",
"mnemonic": "RTE",
"operands": "",
"kind": "rte",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 13,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48043,
"address_region": "program_or_external",
"bytes": "15F9C30406",
"text": "CMP:G.B #H'06, @H'F9C3",
"mnemonic": "CMP:G.B",
"operands": "#H'06, @H'F9C3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63939,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48048,
"address_region": "program_or_external",
"bytes": "3602BC",
"text": "BNE loc_BE6F",
"mnemonic": "BNE",
"operands": "loc_BE6F",
"kind": "branch",
"targets": [
48751
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48051,
"address_region": "program_or_external",
"bytes": "1DF86880",
"text": "MOV:G.W @H'F868, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F868, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63592,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48055,
"address_region": "program_or_external",
"bytes": "1DF86090",
"text": "MOV:G.W R0, @H'F860",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F860",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63584,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48059,
"address_region": "program_or_external",
"bytes": "1DF86A80",
"text": "MOV:G.W @H'F86A, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F86A, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63594,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48063,
"address_region": "program_or_external",
"bytes": "1DF86290",
"text": "MOV:G.W R0, @H'F862",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F862",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63586,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48067,
"address_region": "program_or_external",
"bytes": "1DF86C80",
"text": "MOV:G.W @H'F86C, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F86C, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63596,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48071,
"address_region": "program_or_external",
"bytes": "1DF86490",
"text": "MOV:G.W R0, @H'F864",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F864",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63588,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48075,
"address_region": "program_or_external",
"bytes": "15F9C313",
"text": "CLR.B @H'F9C3",
"mnemonic": "CLR.B",
"operands": "@H'F9C3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63939,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48079,
"address_region": "program_or_external",
"bytes": "15FAA4F7",
"text": "BTST.B #7, @H'FAA4",
"mnemonic": "BTST.B",
"operands": "#7, @H'FAA4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64164,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48083,
"address_region": "program_or_external",
"bytes": "360253",
"text": "BNE loc_BE29",
"mnemonic": "BNE",
"operands": "loc_BE29",
"kind": "branch",
"targets": [
48681
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48086,
"address_region": "program_or_external",
"bytes": "505A",
"text": "MOV:E.B #H'5A, R0",
"mnemonic": "MOV:E.B",
"operands": "#H'5A, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48088,
"address_region": "program_or_external",
"bytes": "15F86060",
"text": "XOR.B @H'F860, R0",
"mnemonic": "XOR.B",
"operands": "@H'F860, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63584,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48092,
"address_region": "program_or_external",
"bytes": "15F86160",
"text": "XOR.B @H'F861, R0",
"mnemonic": "XOR.B",
"operands": "@H'F861, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63585,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48096,
"address_region": "program_or_external",
"bytes": "15F86260",
"text": "XOR.B @H'F862, R0",
"mnemonic": "XOR.B",
"operands": "@H'F862, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63586,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48100,
"address_region": "program_or_external",
"bytes": "15F86360",
"text": "XOR.B @H'F863, R0",
"mnemonic": "XOR.B",
"operands": "@H'F863, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63587,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48104,
"address_region": "program_or_external",
"bytes": "15F86460",
"text": "XOR.B @H'F864, R0",
"mnemonic": "XOR.B",
"operands": "@H'F864, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63588,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48108,
"address_region": "program_or_external",
"bytes": "15F86570",
"text": "CMP:G.B @H'F865, R0",
"mnemonic": "CMP:G.B",
"operands": "@H'F865, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63589,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48112,
"address_region": "program_or_external",
"bytes": "360236",
"text": "BNE loc_BE29",
"mnemonic": "BNE",
"operands": "loc_BE29",
"kind": "branch",
"targets": [
48681
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48115,
"address_region": "program_or_external",
"bytes": "15FAA613",
"text": "CLR.B @H'FAA6",
"mnemonic": "CLR.B",
"operands": "@H'FAA6",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64166,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48119,
"address_region": "program_or_external",
"bytes": "15F86185",
"text": "MOV:G.B @H'F861, R5",
"mnemonic": "MOV:G.B",
"operands": "@H'F861, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63585,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48123,
"address_region": "program_or_external",
"bytes": "A510",
"text": "SWAP.B R5",
"mnemonic": "SWAP.B",
"operands": "R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48125,
"address_region": "program_or_external",
"bytes": "15F86285",
"text": "MOV:G.B @H'F862, R5",
"mnemonic": "MOV:G.B",
"operands": "@H'F862, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63586,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48129,
"address_region": "program_or_external",
"bytes": "1EA627",
"text": "BSR loc_622B",
"mnemonic": "BSR",
"operands": "loc_622B",
"kind": "call",
"targets": [
25131
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48132,
"address_region": "program_or_external",
"bytes": "AD84",
"text": "MOV:G.W R5, R4",
"mnemonic": "MOV:G.W",
"operands": "R5, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48134,
"address_region": "program_or_external",
"bytes": "AC1A",
"text": "SHLL.W R4",
"mnemonic": "SHLL.W",
"operands": "R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48136,
"address_region": "program_or_external",
"bytes": "15F86080",
"text": "MOV:G.B @H'F860, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F860, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63584,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48140,
"address_region": "program_or_external",
"bytes": "040750",
"text": "AND.B #H'07, R0",
"mnemonic": "AND.B",
"operands": "#H'07, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48143,
"address_region": "program_or_external",
"bytes": "15FAA216",
"text": "TST.B @H'FAA2",
"mnemonic": "TST.B",
"operands": "@H'FAA2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64162,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48147,
"address_region": "program_or_external",
"bytes": "2625",
"text": "BNE loc_BC3A",
"mnemonic": "BNE",
"operands": "loc_BC3A",
"kind": "branch",
"targets": [
48186
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48149,
"address_region": "program_or_external",
"bytes": "15FAA2C7",
"text": "BSET.B #7, @H'FAA2",
"mnemonic": "BSET.B",
"operands": "#7, @H'FAA2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64162,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48153,
"address_region": "program_or_external",
"bytes": "15F861F7",
"text": "BTST.B #7, @H'F861",
"mnemonic": "BTST.B",
"operands": "#7, @H'F861",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63585,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48157,
"address_region": "program_or_external",
"bytes": "3600EB",
"text": "BNE loc_BD0B",
"mnemonic": "BNE",
"operands": "loc_BD0B",
"kind": "branch",
"targets": [
48395
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48160,
"address_region": "program_or_external",
"bytes": "4000",
"text": "CMP:E #H'00, R0",
"mnemonic": "CMP:E",
"operands": "#H'00, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48162,
"address_region": "program_or_external",
"bytes": "2745",
"text": "BEQ loc_BC69",
"mnemonic": "BEQ",
"operands": "loc_BC69",
"kind": "branch",
"targets": [
48233
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48164,
"address_region": "program_or_external",
"bytes": "4001",
"text": "CMP:E #H'01, R0",
"mnemonic": "CMP:E",
"operands": "#H'01, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48166,
"address_region": "program_or_external",
"bytes": "3700AE",
"text": "BEQ loc_BCD7",
"mnemonic": "BEQ",
"operands": "loc_BCD7",
"kind": "branch",
"targets": [
48343
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48169,
"address_region": "program_or_external",
"bytes": "4002",
"text": "CMP:E #H'02, R0",
"mnemonic": "CMP:E",
"operands": "#H'02, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48171,
"address_region": "program_or_external",
"bytes": "3700D6",
"text": "BEQ loc_BD04",
"mnemonic": "BEQ",
"operands": "loc_BD04",
"kind": "branch",
"targets": [
48388
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48174,
"address_region": "program_or_external",
"bytes": "4007",
"text": "CMP:E #H'07, R0",
"mnemonic": "CMP:E",
"operands": "#H'07, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48176,
"address_region": "program_or_external",
"bytes": "3701D2",
"text": "BEQ loc_BE05",
"mnemonic": "BEQ",
"operands": "loc_BE05",
"kind": "branch",
"targets": [
48645
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48179,
"address_region": "program_or_external",
"bytes": "15FAA213",
"text": "CLR.B @H'FAA2",
"mnemonic": "CLR.B",
"operands": "@H'FAA2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64162,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48183,
"address_region": "program_or_external",
"bytes": "300235",
"text": "BRA loc_BE6F",
"mnemonic": "BRA",
"operands": "loc_BE6F",
"kind": "jump",
"targets": [
48751
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48186,
"address_region": "program_or_external",
"bytes": "A0F2",
"text": "BTST.B #2, R0",
"mnemonic": "BTST.B",
"operands": "#2, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48188,
"address_region": "program_or_external",
"bytes": "271E",
"text": "BEQ loc_BC5C",
"mnemonic": "BEQ",
"operands": "loc_BC5C",
"kind": "branch",
"targets": [
48220
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48190,
"address_region": "program_or_external",
"bytes": "15F861F7",
"text": "BTST.B #7, @H'F861",
"mnemonic": "BTST.B",
"operands": "#7, @H'F861",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63585,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48194,
"address_region": "program_or_external",
"bytes": "3601E2",
"text": "BNE loc_BE27",
"mnemonic": "BNE",
"operands": "loc_BE27",
"kind": "branch",
"targets": [
48679
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48197,
"address_region": "program_or_external",
"bytes": "4004",
"text": "CMP:E #H'04, R0",
"mnemonic": "CMP:E",
"operands": "#H'04, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48199,
"address_region": "program_or_external",
"bytes": "3700C4",
"text": "BEQ loc_BD0E",
"mnemonic": "BEQ",
"operands": "loc_BD0E",
"kind": "branch",
"targets": [
48398
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48202,
"address_region": "program_or_external",
"bytes": "4005",
"text": "CMP:E #H'05, R0",
"mnemonic": "CMP:E",
"operands": "#H'05, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48204,
"address_region": "program_or_external",
"bytes": "370131",
"text": "BEQ loc_BD80",
"mnemonic": "BEQ",
"operands": "loc_BD80",
"kind": "branch",
"targets": [
48512
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48207,
"address_region": "program_or_external",
"bytes": "4006",
"text": "CMP:E #H'06, R0",
"mnemonic": "CMP:E",
"operands": "#H'06, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48209,
"address_region": "program_or_external",
"bytes": "370187",
"text": "BEQ loc_BDDB",
"mnemonic": "BEQ",
"operands": "loc_BDDB",
"kind": "branch",
"targets": [
48603
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48212,
"address_region": "program_or_external",
"bytes": "4007",
"text": "CMP:E #H'07, R0",
"mnemonic": "CMP:E",
"operands": "#H'07, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48214,
"address_region": "program_or_external",
"bytes": "3701AC",
"text": "BEQ loc_BE05",
"mnemonic": "BEQ",
"operands": "loc_BE05",
"kind": "branch",
"targets": [
48645
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48217,
"address_region": "program_or_external",
"bytes": "300213",
"text": "BRA loc_BE6F",
"mnemonic": "BRA",
"operands": "loc_BE6F",
"kind": "jump",
"targets": [
48751
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48220,
"address_region": "program_or_external",
"bytes": "15FAA2D3",
"text": "BCLR.B #3, @H'FAA2",
"mnemonic": "BCLR.B",
"operands": "#3, @H'FAA2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64162,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48224,
"address_region": "program_or_external",
"bytes": "37020C",
"text": "BEQ loc_BE6F",
"mnemonic": "BEQ",
"operands": "loc_BE6F",
"kind": "branch",
"targets": [
48751
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48227,
"address_region": "program_or_external",
"bytes": "15FAA313",
"text": "CLR.B @H'FAA3",
"mnemonic": "CLR.B",
"operands": "@H'FAA3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64163,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48231,
"address_region": "program_or_external",
"bytes": "20AC",
"text": "BRA loc_BC15",
"mnemonic": "BRA",
"operands": "loc_BC15",
"kind": "jump",
"targets": [
48149
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48233,
"address_region": "program_or_external",
"bytes": "AD16",
"text": "TST.W R5",
"mnemonic": "TST.W",
"operands": "R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48235,
"address_region": "program_or_external",
"bytes": "261E",
"text": "BNE loc_BC8B",
"mnemonic": "BNE",
"operands": "loc_BC8B",
"kind": "branch",
"targets": [
48267
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48237,
"address_region": "program_or_external",
"bytes": "15F86380",
"text": "MOV:G.B @H'F863, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F863, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63587,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48241,
"address_region": "program_or_external",
"bytes": "A010",
"text": "SWAP.B R0",
"mnemonic": "SWAP.B",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48243,
"address_region": "program_or_external",
"bytes": "5080",
"text": "MOV:E.B #H'80, R0",
"mnemonic": "MOV:E.B",
"operands": "#H'80, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48245,
"address_region": "program_or_external",
"bytes": "FCE00090",
"text": "MOV:G.W R0, @(-H'2000,R4)",
"mnemonic": "MOV:G.W",
"operands": "R0, @(-H'2000,R4)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48249,
"address_region": "program_or_external",
"bytes": "FCE80090",
"text": "MOV:G.W R0, @(-H'1800,R4)",
"mnemonic": "MOV:G.W",
"operands": "R0, @(-H'1800,R4)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48253,
"address_region": "program_or_external",
"bytes": "15F8640680",
"text": "MOV:G.B #H'80, @H'F864",
"mnemonic": "MOV:G.B",
"operands": "#H'80, @H'F864",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63588,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48258,
"address_region": "program_or_external",
"bytes": "F5EC00C7",
"text": "BSET.B #7, @(-H'1400,R5)",
"mnemonic": "BSET.B",
"operands": "#7, @(-H'1400,R5)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48262,
"address_region": "program_or_external",
"bytes": "1E01E7",
"text": "BSR loc_BE70",
"mnemonic": "BSR",
"operands": "loc_BE70",
"kind": "call",
"targets": [
48752
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48265,
"address_region": "program_or_external",
"bytes": "2025",
"text": "BRA loc_BCB0",
"mnemonic": "BRA",
"operands": "loc_BCB0",
"kind": "jump",
"targets": [
48304
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48267,
"address_region": "program_or_external",
"bytes": "15F86380",
"text": "MOV:G.B @H'F863, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F863, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63587,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48271,
"address_region": "program_or_external",
"bytes": "A010",
"text": "SWAP.B R0",
"mnemonic": "SWAP.B",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48273,
"address_region": "program_or_external",
"bytes": "15F86480",
"text": "MOV:G.B @H'F864, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F864, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63588,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48277,
"address_region": "program_or_external",
"bytes": "FCE00090",
"text": "MOV:G.W R0, @(-H'2000,R4)",
"mnemonic": "MOV:G.W",
"operands": "R0, @(-H'2000,R4)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48281,
"address_region": "program_or_external",
"bytes": "FCE80090",
"text": "MOV:G.W R0, @(-H'1800,R4)",
"mnemonic": "MOV:G.W",
"operands": "R0, @(-H'1800,R4)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48285,
"address_region": "program_or_external",
"bytes": "F5EC00C7",
"text": "BSET.B #7, @(-H'1400,R5)",
"mnemonic": "BSET.B",
"operands": "#7, @(-H'1400,R5)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48289,
"address_region": "program_or_external",
"bytes": "FCC56481",
"text": "MOV:G.W @(-H'3A9C,R4), R1",
"mnemonic": "MOV:G.W",
"operands": "@(-H'3A9C,R4), R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48293,
"address_region": "program_or_external",
"bytes": "A112",
"text": "EXTU.B R1",
"mnemonic": "EXTU.B",
"operands": "R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48295,
"address_region": "program_or_external",
"bytes": "2704",
"text": "BEQ loc_BCAD",
"mnemonic": "BEQ",
"operands": "loc_BCAD",
"kind": "branch",
"targets": [
48301
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48297,
"address_region": "program_or_external",
"bytes": "F9F40090",
"text": "MOV:G.W R0, @(-H'0C00,R1)",
"mnemonic": "MOV:G.W",
"operands": "R0, @(-H'0C00,R1)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48301,
"address_region": "program_or_external",
"bytes": "1E01C0",
"text": "BSR loc_BE70",
"mnemonic": "BSR",
"operands": "loc_BE70",
"kind": "call",
"targets": [
48752
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48304,
"address_region": "program_or_external",
"bytes": "15F8500604",
"text": "MOV:G.B #H'04, @H'F850",
"mnemonic": "MOV:G.B",
"operands": "#H'04, @H'F850",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63568,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48309,
"address_region": "program_or_external",
"bytes": "15F86180",
"text": "MOV:G.B @H'F861, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F861, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63585,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48313,
"address_region": "program_or_external",
"bytes": "15F85190",
"text": "MOV:G.B R0, @H'F851",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F851",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63569,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48317,
"address_region": "program_or_external",
"bytes": "1DF86280",
"text": "MOV:G.W @H'F862, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F862, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63586,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48321,
"address_region": "program_or_external",
"bytes": "1DF85290",
"text": "MOV:G.W R0, @H'F852",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F852",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63570,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48325,
"address_region": "program_or_external",
"bytes": "15F86480",
"text": "MOV:G.B @H'F864, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F864, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63588,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48329,
"address_region": "program_or_external",
"bytes": "15F85490",
"text": "MOV:G.B R0, @H'F854",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F854",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63572,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48333,
"address_region": "program_or_external",
"bytes": "1EFD56",
"text": "BSR loc_BA26",
"mnemonic": "BSR",
"operands": "loc_BA26",
"kind": "call",
"targets": [
47654
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48336,
"address_region": "program_or_external",
"bytes": "15FAA2D7",
"text": "BCLR.B #7, @H'FAA2",
"mnemonic": "BCLR.B",
"operands": "#7, @H'FAA2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64162,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48340,
"address_region": "program_or_external",
"bytes": "300198",
"text": "BRA loc_BE6F",
"mnemonic": "BRA",
"operands": "loc_BE6F",
"kind": "jump",
"targets": [
48751
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48343,
"address_region": "program_or_external",
"bytes": "15F8500604",
"text": "MOV:G.B #H'04, @H'F850",
"mnemonic": "MOV:G.B",
"operands": "#H'04, @H'F850",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63568,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48348,
"address_region": "program_or_external",
"bytes": "15F86180",
"text": "MOV:G.B @H'F861, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F861, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63585,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48352,
"address_region": "program_or_external",
"bytes": "15F85190",
"text": "MOV:G.B R0, @H'F851",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F851",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63569,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48356,
"address_region": "program_or_external",
"bytes": "15F86280",
"text": "MOV:G.B @H'F862, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F862, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63586,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48360,
"address_region": "program_or_external",
"bytes": "15F85190",
"text": "MOV:G.B R0, @H'F851",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F851",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63569,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48364,
"address_region": "program_or_external",
"bytes": "FCE00080",
"text": "MOV:G.W @(-H'2000,R4), R0",
"mnemonic": "MOV:G.W",
"operands": "@(-H'2000,R4), R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48368,
"address_region": "program_or_external",
"bytes": "15F85490",
"text": "MOV:G.B R0, @H'F854",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F854",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63572,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48372,
"address_region": "program_or_external",
"bytes": "A010",
"text": "SWAP.B R0",
"mnemonic": "SWAP.B",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48374,
"address_region": "program_or_external",
"bytes": "15F85390",
"text": "MOV:G.B R0, @H'F853",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F853",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63571,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48378,
"address_region": "program_or_external",
"bytes": "1EFD29",
"text": "BSR loc_BA26",
"mnemonic": "BSR",
"operands": "loc_BA26",
"kind": "call",
"targets": [
47654
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48381,
"address_region": "program_or_external",
"bytes": "15FAA2D7",
"text": "BCLR.B #7, @H'FAA2",
"mnemonic": "BCLR.B",
"operands": "#7, @H'FAA2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64162,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48385,
"address_region": "program_or_external",
"bytes": "30016B",
"text": "BRA loc_BE6F",
"mnemonic": "BRA",
"operands": "loc_BE6F",
"kind": "jump",
"targets": [
48751
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48388,
"address_region": "program_or_external",
"bytes": "15FAA2D7",
"text": "BCLR.B #7, @H'FAA2",
"mnemonic": "BCLR.B",
"operands": "#7, @H'FAA2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64162,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48392,
"address_region": "program_or_external",
"bytes": "300164",
"text": "BRA loc_BE6F",
"mnemonic": "BRA",
"operands": "loc_BE6F",
"kind": "jump",
"targets": [
48751
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48395,
"address_region": "program_or_external",
"bytes": "300161",
"text": "BRA loc_BE6F",
"mnemonic": "BRA",
"operands": "loc_BE6F",
"kind": "jump",
"targets": [
48751
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48398,
"address_region": "program_or_external",
"bytes": "AD16",
"text": "TST.W R5",
"mnemonic": "TST.W",
"operands": "R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48400,
"address_region": "program_or_external",
"bytes": "2619",
"text": "BNE loc_BD2B",
"mnemonic": "BNE",
"operands": "loc_BD2B",
"kind": "branch",
"targets": [
48427
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48402,
"address_region": "program_or_external",
"bytes": "15F86380",
"text": "MOV:G.B @H'F863, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F863, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63587,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48406,
"address_region": "program_or_external",
"bytes": "A010",
"text": "SWAP.B R0",
"mnemonic": "SWAP.B",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48408,
"address_region": "program_or_external",
"bytes": "5080",
"text": "MOV:E.B #H'80, R0",
"mnemonic": "MOV:E.B",
"operands": "#H'80, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48410,
"address_region": "program_or_external",
"bytes": "FCE00090",
"text": "MOV:G.W R0, @(-H'2000,R4)",
"mnemonic": "MOV:G.W",
"operands": "R0, @(-H'2000,R4)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48414,
"address_region": "program_or_external",
"bytes": "FCE80090",
"text": "MOV:G.W R0, @(-H'1800,R4)",
"mnemonic": "MOV:G.W",
"operands": "R0, @(-H'1800,R4)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48418,
"address_region": "program_or_external",
"bytes": "F5EC00C7",
"text": "BSET.B #7, @(-H'1400,R5)",
"mnemonic": "BSET.B",
"operands": "#7, @(-H'1400,R5)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48422,
"address_region": "program_or_external",
"bytes": "1E0147",
"text": "BSR loc_BE70",
"mnemonic": "BSR",
"operands": "loc_BE70",
"kind": "call",
"targets": [
48752
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48425,
"address_region": "program_or_external",
"bytes": "203C",
"text": "BRA loc_BD67",
"mnemonic": "BRA",
"operands": "loc_BD67",
"kind": "jump",
"targets": [
48487
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48427,
"address_region": "program_or_external",
"bytes": "15F86380",
"text": "MOV:G.B @H'F863, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F863, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63587,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48431,
"address_region": "program_or_external",
"bytes": "A010",
"text": "SWAP.B R0",
"mnemonic": "SWAP.B",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48433,
"address_region": "program_or_external",
"bytes": "15F86480",
"text": "MOV:G.B @H'F864, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F864, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63588,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48437,
"address_region": "program_or_external",
"bytes": "FCE00090",
"text": "MOV:G.W R0, @(-H'2000,R4)",
"mnemonic": "MOV:G.W",
"operands": "R0, @(-H'2000,R4)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48441,
"address_region": "program_or_external",
"bytes": "F5EC00C7",
"text": "BSET.B #7, @(-H'1400,R5)",
"mnemonic": "BSET.B",
"operands": "#7, @(-H'1400,R5)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48445,
"address_region": "program_or_external",
"bytes": "F4C56581",
"text": "MOV:G.B @(-H'3A9B,R4), R1",
"mnemonic": "MOV:G.B",
"operands": "@(-H'3A9B,R4), R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48449,
"address_region": "program_or_external",
"bytes": "A112",
"text": "EXTU.B R1",
"mnemonic": "EXTU.B",
"operands": "R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48451,
"address_region": "program_or_external",
"bytes": "271F",
"text": "BEQ loc_BD64",
"mnemonic": "BEQ",
"operands": "loc_BD64",
"kind": "branch",
"targets": [
48484
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48453,
"address_region": "program_or_external",
"bytes": "F9F40090",
"text": "MOV:G.W R0, @(-H'0C00,R1)",
"mnemonic": "MOV:G.W",
"operands": "R0, @(-H'0C00,R1)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48457,
"address_region": "program_or_external",
"bytes": "15F76EF7",
"text": "BTST.B #7, @H'F76E",
"mnemonic": "BTST.B",
"operands": "#7, @H'F76E",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63342,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48461,
"address_region": "program_or_external",
"bytes": "2715",
"text": "BEQ loc_BD64",
"mnemonic": "BEQ",
"operands": "loc_BD64",
"kind": "branch",
"targets": [
48484
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48463,
"address_region": "program_or_external",
"bytes": "1231",
"text": "STM.W {R0,R4,R5}, @-SP",
"mnemonic": "STM.W",
"operands": "{R0,R4,R5}, @-SP",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 15,
"note": "6+3n, n=3",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48465,
"address_region": "program_or_external",
"bytes": "15F76E84",
"text": "MOV:G.B @H'F76E, R4",
"mnemonic": "MOV:G.B",
"operands": "@H'F76E, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63342,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48469,
"address_region": "program_or_external",
"bytes": "A410",
"text": "SWAP.B R4",
"mnemonic": "SWAP.B",
"operands": "R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48471,
"address_region": "program_or_external",
"bytes": "A184",
"text": "MOV:G.B R1, R4",
"mnemonic": "MOV:G.B",
"operands": "R1, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48473,
"address_region": "program_or_external",
"bytes": "0C0FFE54",
"text": "AND.W #H'0FFE, R4",
"mnemonic": "AND.W",
"operands": "#H'0FFE, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48477,
"address_region": "program_or_external",
"bytes": "A885",
"text": "MOV:G.W R0, R5",
"mnemonic": "MOV:G.W",
"operands": "R0, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48479,
"address_region": "program_or_external",
"bytes": "1E027E",
"text": "BSR loc_BFE0",
"mnemonic": "BSR",
"operands": "loc_BFE0",
"kind": "call",
"targets": [
49120
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48482,
"address_region": "program_or_external",
"bytes": "0231",
"text": "LDM.W @SP+, {R0,R4,R5}",
"mnemonic": "LDM.W",
"operands": "@SP+, {R0,R4,R5}",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 18,
"note": "6+4n, n=3",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48484,
"address_region": "program_or_external",
"bytes": "1E0109",
"text": "BSR loc_BE70",
"mnemonic": "BSR",
"operands": "loc_BE70",
"kind": "call",
"targets": [
48752
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48487,
"address_region": "program_or_external",
"bytes": "15FAA2F3",
"text": "BTST.B #3, @H'FAA2",
"mnemonic": "BTST.B",
"operands": "#3, @H'FAA2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64162,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48491,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_BD75",
"mnemonic": "BEQ",
"operands": "loc_BD75",
"kind": "branch",
"targets": [
48501
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48493,
"address_region": "program_or_external",
"bytes": "15F9B508",
"text": "ADD:Q.B #1, @H'F9B5",
"mnemonic": "ADD:Q.B",
"operands": "#1, @H'F9B5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63925,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48497,
"address_region": "program_or_external",
"bytes": "15F9B5D7",
"text": "BCLR.B #7, @H'F9B5",
"mnemonic": "BCLR.B",
"operands": "#7, @H'F9B5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63925,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48501,
"address_region": "program_or_external",
"bytes": "15FAA313",
"text": "CLR.B @H'FAA3",
"mnemonic": "CLR.B",
"operands": "@H'FAA3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64163,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48505,
"address_region": "program_or_external",
"bytes": "15FAA213",
"text": "CLR.B @H'FAA2",
"mnemonic": "CLR.B",
"operands": "@H'FAA2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64162,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48509,
"address_region": "program_or_external",
"bytes": "3000EF",
"text": "BRA loc_BE6F",
"mnemonic": "BRA",
"operands": "loc_BE6F",
"kind": "jump",
"targets": [
48751
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48512,
"address_region": "program_or_external",
"bytes": "4D006C",
"text": "CMP:I #H'006C, R5",
"mnemonic": "CMP:I",
"operands": "#H'006C, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48515,
"address_region": "program_or_external",
"bytes": "273A",
"text": "BEQ loc_BDBF",
"mnemonic": "BEQ",
"operands": "loc_BDBF",
"kind": "branch",
"targets": [
48575
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48517,
"address_region": "program_or_external",
"bytes": "4D006D",
"text": "CMP:I #H'006D, R5",
"mnemonic": "CMP:I",
"operands": "#H'006D, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48520,
"address_region": "program_or_external",
"bytes": "2735",
"text": "BEQ loc_BDBF",
"mnemonic": "BEQ",
"operands": "loc_BDBF",
"kind": "branch",
"targets": [
48575
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48522,
"address_region": "program_or_external",
"bytes": "4D006E",
"text": "CMP:I #H'006E, R5",
"mnemonic": "CMP:I",
"operands": "#H'006E, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48525,
"address_region": "program_or_external",
"bytes": "2730",
"text": "BEQ loc_BDBF",
"mnemonic": "BEQ",
"operands": "loc_BDBF",
"kind": "branch",
"targets": [
48575
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48527,
"address_region": "program_or_external",
"bytes": "4D006E",
"text": "CMP:I #H'006E, R5",
"mnemonic": "CMP:I",
"operands": "#H'006E, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48530,
"address_region": "program_or_external",
"bytes": "272B",
"text": "BEQ loc_BDBF",
"mnemonic": "BEQ",
"operands": "loc_BDBF",
"kind": "branch",
"targets": [
48575
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48532,
"address_region": "program_or_external",
"bytes": "15F731F7",
"text": "BTST.B #7, @H'F731",
"mnemonic": "BTST.B",
"operands": "#7, @H'F731",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63281,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48536,
"address_region": "program_or_external",
"bytes": "2728",
"text": "BEQ loc_BDC2",
"mnemonic": "BEQ",
"operands": "loc_BDC2",
"kind": "branch",
"targets": [
48578
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48538,
"address_region": "program_or_external",
"bytes": "4D006B",
"text": "CMP:I #H'006B, R5",
"mnemonic": "CMP:I",
"operands": "#H'006B, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48541,
"address_region": "program_or_external",
"bytes": "2716",
"text": "BEQ loc_BDB5",
"mnemonic": "BEQ",
"operands": "loc_BDB5",
"kind": "branch",
"targets": [
48565
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48543,
"address_region": "program_or_external",
"bytes": "4D0096",
"text": "CMP:I #H'0096, R5",
"mnemonic": "CMP:I",
"operands": "#H'0096, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48546,
"address_region": "program_or_external",
"bytes": "2711",
"text": "BEQ loc_BDB5",
"mnemonic": "BEQ",
"operands": "loc_BDB5",
"kind": "branch",
"targets": [
48565
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48548,
"address_region": "program_or_external",
"bytes": "4D0097",
"text": "CMP:I #H'0097, R5",
"mnemonic": "CMP:I",
"operands": "#H'0097, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48551,
"address_region": "program_or_external",
"bytes": "270C",
"text": "BEQ loc_BDB5",
"mnemonic": "BEQ",
"operands": "loc_BDB5",
"kind": "branch",
"targets": [
48565
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48553,
"address_region": "program_or_external",
"bytes": "4D00C6",
"text": "CMP:I #H'00C6, R5",
"mnemonic": "CMP:I",
"operands": "#H'00C6, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48556,
"address_region": "program_or_external",
"bytes": "2707",
"text": "BEQ loc_BDB5",
"mnemonic": "BEQ",
"operands": "loc_BDB5",
"kind": "branch",
"targets": [
48565
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48558,
"address_region": "program_or_external",
"bytes": "4D00F8",
"text": "CMP:I #H'00F8, R5",
"mnemonic": "CMP:I",
"operands": "#H'00F8, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48561,
"address_region": "program_or_external",
"bytes": "2702",
"text": "BEQ loc_BDB5",
"mnemonic": "BEQ",
"operands": "loc_BDB5",
"kind": "branch",
"targets": [
48565
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48563,
"address_region": "program_or_external",
"bytes": "200D",
"text": "BRA loc_BDC2",
"mnemonic": "BRA",
"operands": "loc_BDC2",
"kind": "jump",
"targets": [
48578
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48565,
"address_region": "program_or_external",
"bytes": "15F731D7",
"text": "BCLR.B #7, @H'F731",
"mnemonic": "BCLR.B",
"operands": "#7, @H'F731",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63281,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48569,
"address_region": "program_or_external",
"bytes": "15F790D7",
"text": "BCLR.B #7, @H'F790",
"mnemonic": "BCLR.B",
"operands": "#7, @H'F790",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63376,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48573,
"address_region": "program_or_external",
"bytes": "2003",
"text": "BRA loc_BDC2",
"mnemonic": "BRA",
"operands": "loc_BDC2",
"kind": "jump",
"targets": [
48578
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48575,
"address_region": "program_or_external",
"bytes": "1E00AE",
"text": "BSR loc_BE70",
"mnemonic": "BSR",
"operands": "loc_BE70",
"kind": "call",
"targets": [
48752
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48578,
"address_region": "program_or_external",
"bytes": "15FAA2F3",
"text": "BTST.B #3, @H'FAA2",
"mnemonic": "BTST.B",
"operands": "#3, @H'FAA2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64162,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48582,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_BDD0",
"mnemonic": "BEQ",
"operands": "loc_BDD0",
"kind": "branch",
"targets": [
48592
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48584,
"address_region": "program_or_external",
"bytes": "15F9B508",
"text": "ADD:Q.B #1, @H'F9B5",
"mnemonic": "ADD:Q.B",
"operands": "#1, @H'F9B5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63925,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48588,
"address_region": "program_or_external",
"bytes": "15F9B5D7",
"text": "BCLR.B #7, @H'F9B5",
"mnemonic": "BCLR.B",
"operands": "#7, @H'F9B5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63925,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48592,
"address_region": "program_or_external",
"bytes": "15FAA313",
"text": "CLR.B @H'FAA3",
"mnemonic": "CLR.B",
"operands": "@H'FAA3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64163,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48596,
"address_region": "program_or_external",
"bytes": "15FAA213",
"text": "CLR.B @H'FAA2",
"mnemonic": "CLR.B",
"operands": "@H'FAA2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64162,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48600,
"address_region": "program_or_external",
"bytes": "300094",
"text": "BRA loc_BE6F",
"mnemonic": "BRA",
"operands": "loc_BE6F",
"kind": "jump",
"targets": [
48751
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48603,
"address_region": "program_or_external",
"bytes": "15F86380",
"text": "MOV:G.B @H'F863, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F863, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63587,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48607,
"address_region": "program_or_external",
"bytes": "A010",
"text": "SWAP.B R0",
"mnemonic": "SWAP.B",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48609,
"address_region": "program_or_external",
"bytes": "15F86480",
"text": "MOV:G.B @H'F864, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F864, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63588,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48613,
"address_region": "program_or_external",
"bytes": "FCE40090",
"text": "MOV:G.W R0, @(-H'1C00,R4)",
"mnemonic": "MOV:G.W",
"operands": "R0, @(-H'1C00,R4)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48617,
"address_region": "program_or_external",
"bytes": "F5EC00C6",
"text": "BSET.B #6, @(-H'1400,R5)",
"mnemonic": "BSET.B",
"operands": "#6, @(-H'1400,R5)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48621,
"address_region": "program_or_external",
"bytes": "15FAA2F3",
"text": "BTST.B #3, @H'FAA2",
"mnemonic": "BTST.B",
"operands": "#3, @H'FAA2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64162,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48625,
"address_region": "program_or_external",
"bytes": "2708",
"text": "BEQ loc_BDFB",
"mnemonic": "BEQ",
"operands": "loc_BDFB",
"kind": "branch",
"targets": [
48635
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48627,
"address_region": "program_or_external",
"bytes": "15F9B508",
"text": "ADD:Q.B #1, @H'F9B5",
"mnemonic": "ADD:Q.B",
"operands": "#1, @H'F9B5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63925,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48631,
"address_region": "program_or_external",
"bytes": "15F9B5D7",
"text": "BCLR.B #7, @H'F9B5",
"mnemonic": "BCLR.B",
"operands": "#7, @H'F9B5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63925,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48635,
"address_region": "program_or_external",
"bytes": "15FAA313",
"text": "CLR.B @H'FAA3",
"mnemonic": "CLR.B",
"operands": "@H'FAA3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64163,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48639,
"address_region": "program_or_external",
"bytes": "15FAA213",
"text": "CLR.B @H'FAA2",
"mnemonic": "CLR.B",
"operands": "@H'FAA2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64162,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48643,
"address_region": "program_or_external",
"bytes": "206A",
"text": "BRA loc_BE6F",
"mnemonic": "BRA",
"operands": "loc_BE6F",
"kind": "jump",
"targets": [
48751
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48645,
"address_region": "program_or_external",
"bytes": "1DF85880",
"text": "MOV:G.W @H'F858, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F858, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63576,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48649,
"address_region": "program_or_external",
"bytes": "1DF85090",
"text": "MOV:G.W R0, @H'F850",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F850",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63568,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48653,
"address_region": "program_or_external",
"bytes": "1DF85A80",
"text": "MOV:G.W @H'F85A, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F85A, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63578,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48657,
"address_region": "program_or_external",
"bytes": "1DF85290",
"text": "MOV:G.W R0, @H'F852",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F852",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63570,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48661,
"address_region": "program_or_external",
"bytes": "1DF85C80",
"text": "MOV:G.W @H'F85C, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F85C, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63580,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48665,
"address_region": "program_or_external",
"bytes": "1DF85490",
"text": "MOV:G.W R0, @H'F854",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F854",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63572,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48669,
"address_region": "program_or_external",
"bytes": "15F9C0061F",
"text": "MOV:G.B #H'1F, @H'F9C0",
"mnemonic": "MOV:G.B",
"operands": "#H'1F, @H'F9C0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63936,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48674,
"address_region": "program_or_external",
"bytes": "1EFC01",
"text": "BSR loc_BA26",
"mnemonic": "BSR",
"operands": "loc_BA26",
"kind": "call",
"targets": [
47654
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48677,
"address_region": "program_or_external",
"bytes": "2048",
"text": "BRA loc_BE6F",
"mnemonic": "BRA",
"operands": "loc_BE6F",
"kind": "jump",
"targets": [
48751
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48679,
"address_region": "program_or_external",
"bytes": "2046",
"text": "BRA loc_BE6F",
"mnemonic": "BRA",
"operands": "loc_BE6F",
"kind": "jump",
"targets": [
48751
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48681,
"address_region": "program_or_external",
"bytes": "15FAA4D7",
"text": "BCLR.B #7, @H'FAA4",
"mnemonic": "BCLR.B",
"operands": "#7, @H'FAA4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64164,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48685,
"address_region": "program_or_external",
"bytes": "15FAA5F7",
"text": "BTST.B #7, @H'FAA5",
"mnemonic": "BTST.B",
"operands": "#7, @H'FAA5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64165,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48689,
"address_region": "program_or_external",
"bytes": "273A",
"text": "BEQ loc_BE6D",
"mnemonic": "BEQ",
"operands": "loc_BE6D",
"kind": "branch",
"targets": [
48749
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48691,
"address_region": "program_or_external",
"bytes": "15FAA608",
"text": "ADD:Q.B #1, @H'FAA6",
"mnemonic": "ADD:Q.B",
"operands": "#1, @H'FAA6",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64166,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48695,
"address_region": "program_or_external",
"bytes": "15FAA60402",
"text": "CMP:G.B #H'02, @H'FAA6",
"mnemonic": "CMP:G.B",
"operands": "#H'02, @H'FAA6",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64166,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48700,
"address_region": "program_or_external",
"bytes": "250F",
"text": "BCS loc_BE4D",
"mnemonic": "BCS",
"operands": "loc_BE4D",
"kind": "branch",
"targets": [
48717
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48702,
"address_region": "program_or_external",
"bytes": "15F9C0061F",
"text": "MOV:G.B #H'1F, @H'F9C0",
"mnemonic": "MOV:G.B",
"operands": "#H'1F, @H'F9C0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63936,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48707,
"address_region": "program_or_external",
"bytes": "15FAA313",
"text": "CLR.B @H'FAA3",
"mnemonic": "CLR.B",
"operands": "@H'FAA3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64163,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48711,
"address_region": "program_or_external",
"bytes": "15FAA213",
"text": "CLR.B @H'FAA2",
"mnemonic": "CLR.B",
"operands": "@H'FAA2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64162,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48715,
"address_region": "program_or_external",
"bytes": "2020",
"text": "BRA loc_BE6D",
"mnemonic": "BRA",
"operands": "loc_BE6D",
"kind": "jump",
"targets": [
48749
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48717,
"address_region": "program_or_external",
"bytes": "15F8500607",
"text": "MOV:G.B #H'07, @H'F850",
"mnemonic": "MOV:G.B",
"operands": "#H'07, @H'F850",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63568,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48722,
"address_region": "program_or_external",
"bytes": "15F86180",
"text": "MOV:G.B @H'F861, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F861, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63585,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48726,
"address_region": "program_or_external",
"bytes": "15F85190",
"text": "MOV:G.B R0, @H'F851",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F851",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63569,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48730,
"address_region": "program_or_external",
"bytes": "1DF86280",
"text": "MOV:G.W @H'F862, R0",
"mnemonic": "MOV:G.W",
"operands": "@H'F862, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63586,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48734,
"address_region": "program_or_external",
"bytes": "1DF85290",
"text": "MOV:G.W R0, @H'F852",
"mnemonic": "MOV:G.W",
"operands": "R0, @H'F852",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63570,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48738,
"address_region": "program_or_external",
"bytes": "15F86480",
"text": "MOV:G.B @H'F864, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'F864, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63588,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48742,
"address_region": "program_or_external",
"bytes": "15F85490",
"text": "MOV:G.B R0, @H'F854",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'F854",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63572,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48746,
"address_region": "program_or_external",
"bytes": "1EFBB9",
"text": "BSR loc_BA26",
"mnemonic": "BSR",
"operands": "loc_BA26",
"kind": "call",
"targets": [
47654
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48749,
"address_region": "program_or_external",
"bytes": "2000",
"text": "BRA loc_BE6F",
"mnemonic": "BRA",
"operands": "loc_BE6F",
"kind": "jump",
"targets": [
48751
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48751,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48752,
"address_region": "program_or_external",
"bytes": "15F9B983",
"text": "MOV:G.B @H'F9B9, R3",
"mnemonic": "MOV:G.B",
"operands": "@H'F9B9, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63929,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48756,
"address_region": "program_or_external",
"bytes": "A312",
"text": "EXTU.B R3",
"mnemonic": "EXTU.B",
"operands": "R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48758,
"address_region": "program_or_external",
"bytes": "AB1A",
"text": "SHLL.W R3",
"mnemonic": "SHLL.W",
"operands": "R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48760,
"address_region": "program_or_external",
"bytes": "15F9B481",
"text": "MOV:G.B @H'F9B4, R1",
"mnemonic": "MOV:G.B",
"operands": "@H'F9B4, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63924,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48764,
"address_region": "program_or_external",
"bytes": "A112",
"text": "EXTU.B R1",
"mnemonic": "EXTU.B",
"operands": "R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48766,
"address_region": "program_or_external",
"bytes": "A91A",
"text": "SHLL.W R1",
"mnemonic": "SHLL.W",
"operands": "R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48768,
"address_region": "program_or_external",
"bytes": "A371",
"text": "CMP:G.B R3, R1",
"mnemonic": "CMP:G.B",
"operands": "R3, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48770,
"address_region": "program_or_external",
"bytes": "270D",
"text": "BEQ loc_BE91",
"mnemonic": "BEQ",
"operands": "loc_BE91",
"kind": "branch",
"targets": [
48785
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48772,
"address_region": "program_or_external",
"bytes": "FBF97075",
"text": "CMP:G.W @(-H'0690,R3), R5",
"mnemonic": "CMP:G.W",
"operands": "@(-H'0690,R3), R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48776,
"address_region": "program_or_external",
"bytes": "2713",
"text": "BEQ loc_BE9D",
"mnemonic": "BEQ",
"operands": "loc_BE9D",
"kind": "branch",
"targets": [
48797
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48778,
"address_region": "program_or_external",
"bytes": "A309",
"text": "ADD:Q.B #2, R3",
"mnemonic": "ADD:Q.B",
"operands": "#2, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48780,
"address_region": "program_or_external",
"bytes": "043F53",
"text": "AND.B #H'3F, R3",
"mnemonic": "AND.B",
"operands": "#H'3F, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48783,
"address_region": "program_or_external",
"bytes": "20EF",
"text": "BRA loc_BE80",
"mnemonic": "BRA",
"operands": "loc_BE80",
"kind": "jump",
"targets": [
48768
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48785,
"address_region": "program_or_external",
"bytes": "F9F97095",
"text": "MOV:G.W R5, @(-H'0690,R1)",
"mnemonic": "MOV:G.W",
"operands": "R5, @(-H'0690,R1)",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48789,
"address_region": "program_or_external",
"bytes": "15F9B408",
"text": "ADD:Q.B #1, @H'F9B4",
"mnemonic": "ADD:Q.B",
"operands": "#1, @H'F9B4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63924,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48793,
"address_region": "program_or_external",
"bytes": "15F9B4D5",
"text": "BCLR.B #5, @H'F9B4",
"mnemonic": "BCLR.B",
"operands": "#5, @H'F9B4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63924,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48797,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48798,
"address_region": "program_or_external",
"bytes": "15FAA580",
"text": "MOV:G.B @H'FAA5, R0",
"mnemonic": "MOV:G.B",
"operands": "@H'FAA5, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64165,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48802,
"address_region": "program_or_external",
"bytes": "048050",
"text": "AND.B #H'80, R0",
"mnemonic": "AND.B",
"operands": "#H'80, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48805,
"address_region": "program_or_external",
"bytes": "15FAA350",
"text": "AND.B @H'FAA3, R0",
"mnemonic": "AND.B",
"operands": "@H'FAA3, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64163,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48809,
"address_region": "program_or_external",
"bytes": "15FAA390",
"text": "MOV:G.B R0, @H'FAA3",
"mnemonic": "MOV:G.B",
"operands": "R0, @H'FAA3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64163,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48813,
"address_region": "program_or_external",
"bytes": "2606",
"text": "BNE loc_BEB5",
"mnemonic": "BNE",
"operands": "loc_BEB5",
"kind": "branch",
"targets": [
48821
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48815,
"address_region": "program_or_external",
"bytes": "15FAA213",
"text": "CLR.B @H'FAA2",
"mnemonic": "CLR.B",
"operands": "@H'FAA2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64162,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48819,
"address_region": "program_or_external",
"bytes": "2033",
"text": "BRA loc_BEE8",
"mnemonic": "BRA",
"operands": "loc_BEE8",
"kind": "jump",
"targets": [
48872
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48821,
"address_region": "program_or_external",
"bytes": "1DF9C616",
"text": "TST.W @H'F9C6",
"mnemonic": "TST.W",
"operands": "@H'F9C6",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63942,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48825,
"address_region": "program_or_external",
"bytes": "262D",
"text": "BNE loc_BEE8",
"mnemonic": "BNE",
"operands": "loc_BEE8",
"kind": "branch",
"targets": [
48872
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48827,
"address_region": "program_or_external",
"bytes": "15F9C816",
"text": "TST.B @H'F9C8",
"mnemonic": "TST.B",
"operands": "@H'F9C8",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63944,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48831,
"address_region": "program_or_external",
"bytes": "2723",
"text": "BEQ loc_BEE4",
"mnemonic": "BEQ",
"operands": "loc_BEE4",
"kind": "branch",
"targets": [
48868
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48833,
"address_region": "program_or_external",
"bytes": "15F9C80C",
"text": "ADD:Q.B #-1, @H'F9C8",
"mnemonic": "ADD:Q.B",
"operands": "#-1, @H'F9C8",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63944,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48837,
"address_region": "program_or_external",
"bytes": "1DF9C60701F4",
"text": "MOV:G.W #H'01F4, @H'F9C6",
"mnemonic": "MOV:G.W",
"operands": "#H'01F4, @H'F9C6",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63942,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48843,
"address_region": "program_or_external",
"bytes": "15FAA3F7",
"text": "BTST.B #7, @H'FAA3",
"mnemonic": "BTST.B",
"operands": "#7, @H'FAA3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64163,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48847,
"address_region": "program_or_external",
"bytes": "2717",
"text": "BEQ loc_BEE8",
"mnemonic": "BEQ",
"operands": "loc_BEE8",
"kind": "branch",
"targets": [
48872
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48849,
"address_region": "program_or_external",
"bytes": "15F9C313",
"text": "CLR.B @H'F9C3",
"mnemonic": "CLR.B",
"operands": "@H'F9C3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63939,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48853,
"address_region": "program_or_external",
"bytes": "1EFB4E",
"text": "BSR loc_BA26",
"mnemonic": "BSR",
"operands": "loc_BA26",
"kind": "call",
"targets": [
47654
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48856,
"address_region": "program_or_external",
"bytes": "200E",
"text": "BRA loc_BEE8",
"mnemonic": "BRA",
"operands": "loc_BEE8",
"kind": "jump",
"targets": [
48872
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48868,
"address_region": "program_or_external",
"bytes": "15F9C513",
"text": "CLR.B @H'F9C5",
"mnemonic": "CLR.B",
"operands": "@H'F9C5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63941,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48872,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48874,
"address_region": "program_or_external",
"bytes": "15FE91D5",
"text": "BCLR.B #5, @FRT1_TCSR",
"mnemonic": "BCLR.B",
"operands": "#5, @FRT1_TCSR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65169,
"name": "FRT1_TCSR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear OCFA (bit 5) of FRT1_TCSR",
"valid": true
},
{
"address": 48878,
"address_region": "program_or_external",
"bytes": "15F9C016",
"text": "TST.B @H'F9C0",
"mnemonic": "TST.B",
"operands": "@H'F9C0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63936,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48882,
"address_region": "program_or_external",
"bytes": "2704",
"text": "BEQ loc_BEF8",
"mnemonic": "BEQ",
"operands": "loc_BEF8",
"kind": "branch",
"targets": [
48888
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48884,
"address_region": "program_or_external",
"bytes": "15F9C00C",
"text": "ADD:Q.B #-1, @H'F9C0",
"mnemonic": "ADD:Q.B",
"operands": "#-1, @H'F9C0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63936,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48888,
"address_region": "program_or_external",
"bytes": "15F9C116",
"text": "TST.B @H'F9C1",
"mnemonic": "TST.B",
"operands": "@H'F9C1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63937,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48892,
"address_region": "program_or_external",
"bytes": "2704",
"text": "BEQ loc_BF02",
"mnemonic": "BEQ",
"operands": "loc_BF02",
"kind": "branch",
"targets": [
48898
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48894,
"address_region": "program_or_external",
"bytes": "15F9C10C",
"text": "ADD:Q.B #-1, @H'F9C1",
"mnemonic": "ADD:Q.B",
"operands": "#-1, @H'F9C1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63937,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48898,
"address_region": "program_or_external",
"bytes": "1DF9C616",
"text": "TST.W @H'F9C6",
"mnemonic": "TST.W",
"operands": "@H'F9C6",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63942,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48902,
"address_region": "program_or_external",
"bytes": "2704",
"text": "BEQ loc_BF0C",
"mnemonic": "BEQ",
"operands": "loc_BF0C",
"kind": "branch",
"targets": [
48908
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48904,
"address_region": "program_or_external",
"bytes": "1DF9C60C",
"text": "ADD:Q.W #-1, @H'F9C6",
"mnemonic": "ADD:Q.W",
"operands": "#-1, @H'F9C6",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63942,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48908,
"address_region": "program_or_external",
"bytes": "15F6F6F7",
"text": "BTST.B #7, @H'F6F6",
"mnemonic": "BTST.B",
"operands": "#7, @H'F6F6",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63222,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48912,
"address_region": "program_or_external",
"bytes": "2710",
"text": "BEQ loc_BF22",
"mnemonic": "BEQ",
"operands": "loc_BF22",
"kind": "branch",
"targets": [
48930
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48914,
"address_region": "program_or_external",
"bytes": "1DF6F416",
"text": "TST.W @H'F6F4",
"mnemonic": "TST.W",
"operands": "@H'F6F4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63220,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48918,
"address_region": "program_or_external",
"bytes": "2606",
"text": "BNE loc_BF1E",
"mnemonic": "BNE",
"operands": "loc_BF1E",
"kind": "branch",
"targets": [
48926
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48920,
"address_region": "program_or_external",
"bytes": "15F6F6C5",
"text": "BSET.B #5, @H'F6F6",
"mnemonic": "BSET.B",
"operands": "#5, @H'F6F6",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63222,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48924,
"address_region": "program_or_external",
"bytes": "2004",
"text": "BRA loc_BF22",
"mnemonic": "BRA",
"operands": "loc_BF22",
"kind": "jump",
"targets": [
48930
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48926,
"address_region": "program_or_external",
"bytes": "1DF6F40C",
"text": "ADD:Q.W #-1, @H'F6F4",
"mnemonic": "ADD:Q.W",
"operands": "#-1, @H'F6F4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63220,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48930,
"address_region": "program_or_external",
"bytes": "0A",
"text": "RTE",
"mnemonic": "RTE",
"operands": "",
"kind": "rte",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 13,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48931,
"address_region": "program_or_external",
"bytes": "15FEA1D5",
"text": "BCLR.B #5, @FRT2_TCSR",
"mnemonic": "BCLR.B",
"operands": "#5, @FRT2_TCSR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65185,
"name": "FRT2_TCSR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear OCFA (bit 5) of FRT2_TCSR",
"valid": true
},
{
"address": 48935,
"address_region": "program_or_external",
"bytes": "15F9C416",
"text": "TST.B @H'F9C4",
"mnemonic": "TST.B",
"operands": "@H'F9C4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63940,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48939,
"address_region": "program_or_external",
"bytes": "2704",
"text": "BEQ loc_BF31",
"mnemonic": "BEQ",
"operands": "loc_BF31",
"kind": "branch",
"targets": [
48945
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48941,
"address_region": "program_or_external",
"bytes": "15F9C40C",
"text": "ADD:Q.B #-1, @H'F9C4",
"mnemonic": "ADD:Q.B",
"operands": "#-1, @H'F9C4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63940,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48945,
"address_region": "program_or_external",
"bytes": "15F9C516",
"text": "TST.B @H'F9C5",
"mnemonic": "TST.B",
"operands": "@H'F9C5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63941,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48949,
"address_region": "program_or_external",
"bytes": "2704",
"text": "BEQ loc_BF3B",
"mnemonic": "BEQ",
"operands": "loc_BF3B",
"kind": "branch",
"targets": [
48955
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48951,
"address_region": "program_or_external",
"bytes": "15F9C50C",
"text": "ADD:Q.B #-1, @H'F9C5",
"mnemonic": "ADD:Q.B",
"operands": "#-1, @H'F9C5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63941,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48955,
"address_region": "program_or_external",
"bytes": "15F72416",
"text": "TST.B @H'F724",
"mnemonic": "TST.B",
"operands": "@H'F724",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63268,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48959,
"address_region": "program_or_external",
"bytes": "2706",
"text": "BEQ loc_BF47",
"mnemonic": "BEQ",
"operands": "loc_BF47",
"kind": "branch",
"targets": [
48967
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48961,
"address_region": "program_or_external",
"bytes": "15F7240C",
"text": "ADD:Q.B #-1, @H'F724",
"mnemonic": "ADD:Q.B",
"operands": "#-1, @H'F724",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63268,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48965,
"address_region": "program_or_external",
"bytes": "2009",
"text": "BRA loc_BF50",
"mnemonic": "BRA",
"operands": "loc_BF50",
"kind": "jump",
"targets": [
48976
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48967,
"address_region": "program_or_external",
"bytes": "15F7240603",
"text": "MOV:G.B #H'03, @H'F724",
"mnemonic": "MOV:G.B",
"operands": "#H'03, @H'F724",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63268,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48972,
"address_region": "program_or_external",
"bytes": "15F72315",
"text": "NOT.B @H'F723",
"mnemonic": "NOT.B",
"operands": "@H'F723",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63267,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48976,
"address_region": "program_or_external",
"bytes": "15FB03F7",
"text": "BTST.B #7, @H'FB03",
"mnemonic": "BTST.B",
"operands": "#7, @H'FB03",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64259,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48980,
"address_region": "program_or_external",
"bytes": "2717",
"text": "BEQ loc_BF6D",
"mnemonic": "BEQ",
"operands": "loc_BF6D",
"kind": "branch",
"targets": [
49005
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48982,
"address_region": "program_or_external",
"bytes": "15FB0216",
"text": "TST.B @H'FB02",
"mnemonic": "TST.B",
"operands": "@H'FB02",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64258,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48986,
"address_region": "program_or_external",
"bytes": "2706",
"text": "BEQ loc_BF62",
"mnemonic": "BEQ",
"operands": "loc_BF62",
"kind": "branch",
"targets": [
48994
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48988,
"address_region": "program_or_external",
"bytes": "15FB020C",
"text": "ADD:Q.B #-1, @H'FB02",
"mnemonic": "ADD:Q.B",
"operands": "#-1, @H'FB02",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64258,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48992,
"address_region": "program_or_external",
"bytes": "200B",
"text": "BRA loc_BF6D",
"mnemonic": "BRA",
"operands": "loc_BF6D",
"kind": "jump",
"targets": [
49005
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 48994,
"address_region": "program_or_external",
"bytes": "15FB03D7",
"text": "BCLR.B #7, @H'FB03",
"mnemonic": "BCLR.B",
"operands": "#7, @H'FB03",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 64259,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 48998,
"address_region": "program_or_external",
"bytes": "123F",
"text": "STM.W {R0,R1,R2,R3,R4,R5}, @-SP",
"mnemonic": "STM.W",
"operands": "{R0,R1,R2,R3,R4,R5}, @-SP",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 24,
"note": "6+3n, n=6",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49000,
"address_region": "program_or_external",
"bytes": "1E8984",
"text": "BSR loc_48EF",
"mnemonic": "BSR",
"operands": "loc_48EF",
"kind": "call",
"targets": [
18671
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49003,
"address_region": "program_or_external",
"bytes": "023F",
"text": "LDM.W @SP+, {R0,R1,R2,R3,R4,R5}",
"mnemonic": "LDM.W",
"operands": "@SP+, {R0,R1,R2,R3,R4,R5}",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 30,
"note": "6+4n, n=6",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49005,
"address_region": "program_or_external",
"bytes": "15F76C16",
"text": "TST.B @H'F76C",
"mnemonic": "TST.B",
"operands": "@H'F76C",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63340,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49009,
"address_region": "program_or_external",
"bytes": "2704",
"text": "BEQ loc_BF77",
"mnemonic": "BEQ",
"operands": "loc_BF77",
"kind": "branch",
"targets": [
49015
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49011,
"address_region": "program_or_external",
"bytes": "15F76C0C",
"text": "ADD:Q.B #-1, @H'F76C",
"mnemonic": "ADD:Q.B",
"operands": "#-1, @H'F76C",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63340,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49015,
"address_region": "program_or_external",
"bytes": "15F84016",
"text": "TST.B @H'F840",
"mnemonic": "TST.B",
"operands": "@H'F840",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63552,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49019,
"address_region": "program_or_external",
"bytes": "2704",
"text": "BEQ loc_BF81",
"mnemonic": "BEQ",
"operands": "loc_BF81",
"kind": "branch",
"targets": [
49025
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49021,
"address_region": "program_or_external",
"bytes": "15F8400C",
"text": "ADD:Q.B #-1, @H'F840",
"mnemonic": "ADD:Q.B",
"operands": "#-1, @H'F840",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63552,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49025,
"address_region": "program_or_external",
"bytes": "15F72616",
"text": "TST.B @H'F726",
"mnemonic": "TST.B",
"operands": "@H'F726",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63270,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49029,
"address_region": "program_or_external",
"bytes": "271C",
"text": "BEQ loc_BFA3",
"mnemonic": "BEQ",
"operands": "loc_BFA3",
"kind": "branch",
"targets": [
49059
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49031,
"address_region": "program_or_external",
"bytes": "15F7260C",
"text": "ADD:Q.B #-1, @H'F726",
"mnemonic": "ADD:Q.B",
"operands": "#-1, @H'F726",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63270,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49035,
"address_region": "program_or_external",
"bytes": "2616",
"text": "BNE loc_BFA3",
"mnemonic": "BNE",
"operands": "loc_BFA3",
"kind": "branch",
"targets": [
49059
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49037,
"address_region": "program_or_external",
"bytes": "15F713D6",
"text": "BCLR.B #6, @H'F713",
"mnemonic": "BCLR.B",
"operands": "#6, @H'F713",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63251,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49041,
"address_region": "program_or_external",
"bytes": "2610",
"text": "BNE loc_BFA3",
"mnemonic": "BNE",
"operands": "loc_BFA3",
"kind": "branch",
"targets": [
49059
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49043,
"address_region": "program_or_external",
"bytes": "15F711D7",
"text": "BCLR.B #7, @H'F711",
"mnemonic": "BCLR.B",
"operands": "#7, @H'F711",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63249,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49047,
"address_region": "program_or_external",
"bytes": "15F711D6",
"text": "BCLR.B #6, @H'F711",
"mnemonic": "BCLR.B",
"operands": "#6, @H'F711",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63249,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49051,
"address_region": "program_or_external",
"bytes": "15F711D5",
"text": "BCLR.B #5, @H'F711",
"mnemonic": "BCLR.B",
"operands": "#5, @H'F711",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63249,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49055,
"address_region": "program_or_external",
"bytes": "15F711D4",
"text": "BCLR.B #4, @H'F711",
"mnemonic": "BCLR.B",
"operands": "#4, @H'F711",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63249,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49059,
"address_region": "program_or_external",
"bytes": "15F79716",
"text": "TST.B @H'F797",
"mnemonic": "TST.B",
"operands": "@H'F797",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63383,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49063,
"address_region": "program_or_external",
"bytes": "270A",
"text": "BEQ loc_BFB3",
"mnemonic": "BEQ",
"operands": "loc_BFB3",
"kind": "branch",
"targets": [
49075
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49065,
"address_region": "program_or_external",
"bytes": "15F7970C",
"text": "ADD:Q.B #-1, @H'F797",
"mnemonic": "ADD:Q.B",
"operands": "#-1, @H'F797",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63383,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49069,
"address_region": "program_or_external",
"bytes": "2604",
"text": "BNE loc_BFB3",
"mnemonic": "BNE",
"operands": "loc_BFB3",
"kind": "branch",
"targets": [
49075
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49071,
"address_region": "program_or_external",
"bytes": "15F731D7",
"text": "BCLR.B #7, @H'F731",
"mnemonic": "BCLR.B",
"operands": "#7, @H'F731",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63281,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49075,
"address_region": "program_or_external",
"bytes": "15F79816",
"text": "TST.B @H'F798",
"mnemonic": "TST.B",
"operands": "@H'F798",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63384,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49079,
"address_region": "program_or_external",
"bytes": "270A",
"text": "BEQ loc_BFC3",
"mnemonic": "BEQ",
"operands": "loc_BFC3",
"kind": "branch",
"targets": [
49091
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49081,
"address_region": "program_or_external",
"bytes": "15F7980C",
"text": "ADD:Q.B #-1, @H'F798",
"mnemonic": "ADD:Q.B",
"operands": "#-1, @H'F798",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63384,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49085,
"address_region": "program_or_external",
"bytes": "2604",
"text": "BNE loc_BFC3",
"mnemonic": "BNE",
"operands": "loc_BFC3",
"kind": "branch",
"targets": [
49091
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49087,
"address_region": "program_or_external",
"bytes": "15F731D7",
"text": "BCLR.B #7, @H'F731",
"mnemonic": "BCLR.B",
"operands": "#7, @H'F731",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63281,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49091,
"address_region": "program_or_external",
"bytes": "0A",
"text": "RTE",
"mnemonic": "RTE",
"operands": "",
"kind": "rte",
"targets": [],
"cycles": {
"cycles": 14,
"base_cycles": 13,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49092,
"address_region": "program_or_external",
"bytes": "15FEECF7",
"text": "BTST.B #7, @WDT_TCSR_R",
"mnemonic": "BTST.B",
"operands": "#7, @WDT_TCSR_R",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65260,
"name": "WDT_TCSR_R",
"region": "register_field",
"kind": "registers"
}
],
"comment": "",
"valid": true
},
{
"address": 49096,
"address_region": "program_or_external",
"bytes": "1DFEEC07A53F",
"text": "MOV:G.W #H'A53F, @WDT_TCSR_R",
"mnemonic": "MOV:G.W",
"operands": "#H'A53F, @WDT_TCSR_R",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 11,
"base_cycles": 9,
"alignment_adjustment": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65260,
"name": "WDT_TCSR_R",
"region": "register_field",
"kind": "registers"
}
],
"comment": "WDT_TCSR_R = H'A53F (OVF=0 WT/IT=0 TME=1 CKS2=1 CKS1=1 CKS0=1; TCSR password H'A5, WDT enabled, interval IRQ0, clock phi/4096)",
"valid": true
},
{
"address": 49102,
"address_region": "program_or_external",
"bytes": "15F79408",
"text": "ADD:Q.B #1, @H'F794",
"mnemonic": "ADD:Q.B",
"operands": "#1, @H'F794",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63380,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49106,
"address_region": "program_or_external",
"bytes": "15F794040A",
"text": "CMP:G.B #H'0A, @H'F794",
"mnemonic": "CMP:G.B",
"operands": "#H'0A, @H'F794",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63380,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49111,
"address_region": "program_or_external",
"bytes": "2606",
"text": "BNE loc_BFDF",
"mnemonic": "BNE",
"operands": "loc_BFDF",
"kind": "branch",
"targets": [
49119
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49113,
"address_region": "program_or_external",
"bytes": "1DFEEC07A57F",
"text": "MOV:G.W #H'A57F, @WDT_TCSR_R",
"mnemonic": "MOV:G.W",
"operands": "#H'A57F, @WDT_TCSR_R",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 9,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65260,
"name": "WDT_TCSR_R",
"region": "register_field",
"kind": "registers"
}
],
"comment": "WDT_TCSR_R = H'A57F (OVF=0 WT/IT=1 TME=1 CKS2=1 CKS1=1 CKS0=1; TCSR password H'A5, WDT enabled, watchdog NMI, clock phi/4096)",
"valid": true
},
{
"address": 49119,
"address_region": "program_or_external",
"bytes": "0A",
"text": "RTE",
"mnemonic": "RTE",
"operands": "",
"kind": "rte",
"targets": [],
"cycles": {
"cycles": 14,
"base_cycles": 13,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49120,
"address_region": "program_or_external",
"bytes": "15F840060A",
"text": "MOV:G.B #H'0A, @H'F840",
"mnemonic": "MOV:G.B",
"operands": "#H'0A, @H'F840",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63552,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49125,
"address_region": "program_or_external",
"bytes": "AD82",
"text": "MOV:G.W R5, R2",
"mnemonic": "MOV:G.W",
"operands": "R5, R2",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49127,
"address_region": "program_or_external",
"bytes": "0E27",
"text": "BSR loc_C010",
"mnemonic": "BSR",
"operands": "loc_C010",
"kind": "call",
"targets": [
49168
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49129,
"address_region": "program_or_external",
"bytes": "0E4E",
"text": "BSR loc_C039",
"mnemonic": "BSR",
"operands": "loc_C039",
"kind": "call",
"targets": [
49209
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49131,
"address_region": "program_or_external",
"bytes": "AA75",
"text": "CMP:G.W R2, R5",
"mnemonic": "CMP:G.W",
"operands": "R2, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49133,
"address_region": "program_or_external",
"bytes": "270E",
"text": "BEQ loc_BFFD",
"mnemonic": "BEQ",
"operands": "loc_BFFD",
"kind": "branch",
"targets": [
49149
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49135,
"address_region": "program_or_external",
"bytes": "15F84016",
"text": "TST.B @H'F840",
"mnemonic": "TST.B",
"operands": "@H'F840",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63552,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49139,
"address_region": "program_or_external",
"bytes": "2704",
"text": "BEQ loc_BFF9",
"mnemonic": "BEQ",
"operands": "loc_BFF9",
"kind": "branch",
"targets": [
49145
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49141,
"address_region": "program_or_external",
"bytes": "AA85",
"text": "MOV:G.W R2, R5",
"mnemonic": "MOV:G.W",
"operands": "R2, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49143,
"address_region": "program_or_external",
"bytes": "20EC",
"text": "BRA loc_BFE5",
"mnemonic": "BRA",
"operands": "loc_BFE5",
"kind": "jump",
"targets": [
49125
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49145,
"address_region": "program_or_external",
"bytes": "15F841C7",
"text": "BSET.B #7, @H'F841",
"mnemonic": "BSET.B",
"operands": "#7, @H'F841",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63553,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49149,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49150,
"address_region": "program_or_external",
"bytes": "15F840060A",
"text": "MOV:G.B #H'0A, @H'F840",
"mnemonic": "MOV:G.B",
"operands": "#H'0A, @H'F840",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63552,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49155,
"address_region": "program_or_external",
"bytes": "0E34",
"text": "BSR loc_C039",
"mnemonic": "BSR",
"operands": "loc_C039",
"kind": "call",
"targets": [
49209
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49157,
"address_region": "program_or_external",
"bytes": "15F84016",
"text": "TST.B @H'F840",
"mnemonic": "TST.B",
"operands": "@H'F840",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63552,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49161,
"address_region": "program_or_external",
"bytes": "2604",
"text": "BNE loc_C00F",
"mnemonic": "BNE",
"operands": "loc_C00F",
"kind": "branch",
"targets": [
49167
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49163,
"address_region": "program_or_external",
"bytes": "15F841C6",
"text": "BSET.B #6, @H'F841",
"mnemonic": "BSET.B",
"operands": "#6, @H'F841",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63553,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49167,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49168,
"address_region": "program_or_external",
"bytes": "0E58",
"text": "BSR loc_C06A",
"mnemonic": "BSR",
"operands": "loc_C06A",
"kind": "call",
"targets": [
49258
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49170,
"address_region": "program_or_external",
"bytes": "15F84016",
"text": "TST.B @H'F840",
"mnemonic": "TST.B",
"operands": "@H'F840",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63552,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49174,
"address_region": "program_or_external",
"bytes": "2720",
"text": "BEQ loc_C038",
"mnemonic": "BEQ",
"operands": "loc_C038",
"kind": "branch",
"targets": [
49208
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49176,
"address_region": "program_or_external",
"bytes": "1E0106",
"text": "BSR loc_C121",
"mnemonic": "BSR",
"operands": "loc_C121",
"kind": "call",
"targets": [
49441
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49179,
"address_region": "program_or_external",
"bytes": "A380",
"text": "MOV:G.B R3, R0",
"mnemonic": "MOV:G.B",
"operands": "R3, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49181,
"address_region": "program_or_external",
"bytes": "0E6C",
"text": "BSR loc_C08B",
"mnemonic": "BSR",
"operands": "loc_C08B",
"kind": "call",
"targets": [
49291
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49183,
"address_region": "program_or_external",
"bytes": "27F1",
"text": "BEQ loc_C012",
"mnemonic": "BEQ",
"operands": "loc_C012",
"kind": "branch",
"targets": [
49170
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49185,
"address_region": "program_or_external",
"bytes": "A480",
"text": "MOV:G.B R4, R0",
"mnemonic": "MOV:G.B",
"operands": "R4, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49187,
"address_region": "program_or_external",
"bytes": "0E66",
"text": "BSR loc_C08B",
"mnemonic": "BSR",
"operands": "loc_C08B",
"kind": "call",
"targets": [
49291
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49189,
"address_region": "program_or_external",
"bytes": "27EB",
"text": "BEQ loc_C012",
"mnemonic": "BEQ",
"operands": "loc_C012",
"kind": "branch",
"targets": [
49170
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49191,
"address_region": "program_or_external",
"bytes": "AD80",
"text": "MOV:G.W R5, R0",
"mnemonic": "MOV:G.W",
"operands": "R5, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49193,
"address_region": "program_or_external",
"bytes": "A010",
"text": "SWAP.B R0",
"mnemonic": "SWAP.B",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49195,
"address_region": "program_or_external",
"bytes": "0E5E",
"text": "BSR loc_C08B",
"mnemonic": "BSR",
"operands": "loc_C08B",
"kind": "call",
"targets": [
49291
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49197,
"address_region": "program_or_external",
"bytes": "27E3",
"text": "BEQ loc_C012",
"mnemonic": "BEQ",
"operands": "loc_C012",
"kind": "branch",
"targets": [
49170
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49199,
"address_region": "program_or_external",
"bytes": "A580",
"text": "MOV:G.B R5, R0",
"mnemonic": "MOV:G.B",
"operands": "R5, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49201,
"address_region": "program_or_external",
"bytes": "0E58",
"text": "BSR loc_C08B",
"mnemonic": "BSR",
"operands": "loc_C08B",
"kind": "call",
"targets": [
49291
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49203,
"address_region": "program_or_external",
"bytes": "27DD",
"text": "BEQ loc_C012",
"mnemonic": "BEQ",
"operands": "loc_C012",
"kind": "branch",
"targets": [
49170
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49205,
"address_region": "program_or_external",
"bytes": "1E010A",
"text": "BSR loc_C142",
"mnemonic": "BSR",
"operands": "loc_C142",
"kind": "call",
"targets": [
49474
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49208,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49209,
"address_region": "program_or_external",
"bytes": "0E2F",
"text": "BSR loc_C06A",
"mnemonic": "BSR",
"operands": "loc_C06A",
"kind": "call",
"targets": [
49258
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49211,
"address_region": "program_or_external",
"bytes": "15F84016",
"text": "TST.B @H'F840",
"mnemonic": "TST.B",
"operands": "@H'F840",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 63552,
"name": null,
"region": "on_chip_ram",
"kind": "ram"
}
],
"comment": "",
"valid": true
},
{
"address": 49215,
"address_region": "program_or_external",
"bytes": "2728",
"text": "BEQ loc_C069",
"mnemonic": "BEQ",
"operands": "loc_C069",
"kind": "branch",
"targets": [
49257
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49217,
"address_region": "program_or_external",
"bytes": "1E00DD",
"text": "BSR loc_C121",
"mnemonic": "BSR",
"operands": "loc_C121",
"kind": "call",
"targets": [
49441
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49220,
"address_region": "program_or_external",
"bytes": "A380",
"text": "MOV:G.B R3, R0",
"mnemonic": "MOV:G.B",
"operands": "R3, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49222,
"address_region": "program_or_external",
"bytes": "0E43",
"text": "BSR loc_C08B",
"mnemonic": "BSR",
"operands": "loc_C08B",
"kind": "call",
"targets": [
49291
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49224,
"address_region": "program_or_external",
"bytes": "27F1",
"text": "BEQ loc_C03B",
"mnemonic": "BEQ",
"operands": "loc_C03B",
"kind": "branch",
"targets": [
49211
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49226,
"address_region": "program_or_external",
"bytes": "A480",
"text": "MOV:G.B R4, R0",
"mnemonic": "MOV:G.B",
"operands": "R4, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49228,
"address_region": "program_or_external",
"bytes": "0E3D",
"text": "BSR loc_C08B",
"mnemonic": "BSR",
"operands": "loc_C08B",
"kind": "call",
"targets": [
49291
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49230,
"address_region": "program_or_external",
"bytes": "27EB",
"text": "BEQ loc_C03B",
"mnemonic": "BEQ",
"operands": "loc_C03B",
"kind": "branch",
"targets": [
49211
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49232,
"address_region": "program_or_external",
"bytes": "1E00CE",
"text": "BSR loc_C121",
"mnemonic": "BSR",
"operands": "loc_C121",
"kind": "call",
"targets": [
49441
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49235,
"address_region": "program_or_external",
"bytes": "A380",
"text": "MOV:G.B R3, R0",
"mnemonic": "MOV:G.B",
"operands": "R3, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49237,
"address_region": "program_or_external",
"bytes": "A0C0",
"text": "BSET.B #0, R0",
"mnemonic": "BSET.B",
"operands": "#0, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49239,
"address_region": "program_or_external",
"bytes": "0E32",
"text": "BSR loc_C08B",
"mnemonic": "BSR",
"operands": "loc_C08B",
"kind": "call",
"targets": [
49291
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49241,
"address_region": "program_or_external",
"bytes": "27E0",
"text": "BEQ loc_C03B",
"mnemonic": "BEQ",
"operands": "loc_C03B",
"kind": "branch",
"targets": [
49211
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49243,
"address_region": "program_or_external",
"bytes": "1E007D",
"text": "BSR loc_C0DB",
"mnemonic": "BSR",
"operands": "loc_C0DB",
"kind": "call",
"targets": [
49371
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49246,
"address_region": "program_or_external",
"bytes": "A510",
"text": "SWAP.B R5",
"mnemonic": "SWAP.B",
"operands": "R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49248,
"address_region": "program_or_external",
"bytes": "1E00A9",
"text": "BSR loc_C10C",
"mnemonic": "BSR",
"operands": "loc_C10C",
"kind": "call",
"targets": [
49420
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49251,
"address_region": "program_or_external",
"bytes": "1E0075",
"text": "BSR loc_C0DB",
"mnemonic": "BSR",
"operands": "loc_C0DB",
"kind": "call",
"targets": [
49371
],
"cycles": {
"cycles": 14,
"base_cycles": 9,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49254,
"address_region": "program_or_external",
"bytes": "1E00D9",
"text": "BSR loc_C142",
"mnemonic": "BSR",
"operands": "loc_C142",
"kind": "call",
"targets": [
49474
],
"cycles": {
"cycles": 13,
"base_cycles": 9,
"stack_adjustment": 4,
"note": "PC word push to stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49257,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49258,
"address_region": "program_or_external",
"bytes": "0C0FFF54",
"text": "AND.W #H'0FFF, R4",
"mnemonic": "AND.W",
"operands": "#H'0FFF, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 4,
"base_cycles": 4,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49262,
"address_region": "program_or_external",
"bytes": "4C0800",
"text": "CMP:I #H'0800, R4",
"mnemonic": "CMP:I",
"operands": "#H'0800, R4",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49265,
"address_region": "program_or_external",
"bytes": "240B",
"text": "BCC loc_C07E",
"mnemonic": "BCC",
"operands": "loc_C07E",
"kind": "branch",
"targets": [
49278
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49267,
"address_region": "program_or_external",
"bytes": "AC83",
"text": "MOV:G.W R4, R3",
"mnemonic": "MOV:G.W",
"operands": "R4, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49269,
"address_region": "program_or_external",
"bytes": "A310",
"text": "SWAP.B R3",
"mnemonic": "SWAP.B",
"operands": "R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49271,
"address_region": "program_or_external",
"bytes": "A31A",
"text": "SHLL.B R3",
"mnemonic": "SHLL.B",
"operands": "R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49273,
"address_region": "program_or_external",
"bytes": "04A043",
"text": "OR.B #H'A0, R3",
"mnemonic": "OR.B",
"operands": "#H'A0, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49276,
"address_region": "program_or_external",
"bytes": "200C",
"text": "BRA loc_C08A",
"mnemonic": "BRA",
"operands": "loc_C08A",
"kind": "jump",
"targets": [
49290
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49278,
"address_region": "program_or_external",
"bytes": "AC83",
"text": "MOV:G.W R4, R3",
"mnemonic": "MOV:G.W",
"operands": "R4, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49280,
"address_region": "program_or_external",
"bytes": "A310",
"text": "SWAP.B R3",
"mnemonic": "SWAP.B",
"operands": "R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49282,
"address_region": "program_or_external",
"bytes": "A31A",
"text": "SHLL.B R3",
"mnemonic": "SHLL.B",
"operands": "R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49284,
"address_region": "program_or_external",
"bytes": "040E53",
"text": "AND.B #H'0E, R3",
"mnemonic": "AND.B",
"operands": "#H'0E, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49287,
"address_region": "program_or_external",
"bytes": "04E043",
"text": "OR.B #H'E0, R3",
"mnemonic": "OR.B",
"operands": "#H'E0, R3",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"base_cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49290,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49291,
"address_region": "program_or_external",
"bytes": "590007",
"text": "MOV:I.W #H'0007, R1",
"mnemonic": "MOV:I.W",
"operands": "#H'0007, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49294,
"address_region": "program_or_external",
"bytes": "A01A",
"text": "SHLL.B R0",
"mnemonic": "SHLL.B",
"operands": "R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49296,
"address_region": "program_or_external",
"bytes": "2406",
"text": "BCC loc_C098",
"mnemonic": "BCC",
"operands": "loc_C098",
"kind": "branch",
"targets": [
49304
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49298,
"address_region": "program_or_external",
"bytes": "15FEFFC7",
"text": "BSET.B #7, @P9DR",
"mnemonic": "BSET.B",
"operands": "#7, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 7 of P9DR",
"valid": true
},
{
"address": 49302,
"address_region": "program_or_external",
"bytes": "2004",
"text": "BRA loc_C09C",
"mnemonic": "BRA",
"operands": "loc_C09C",
"kind": "jump",
"targets": [
49308
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"cycles": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49304,
"address_region": "program_or_external",
"bytes": "15FEFFD7",
"text": "BCLR.B #7, @P9DR",
"mnemonic": "BCLR.B",
"operands": "#7, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear bit 7 of P9DR",
"valid": true
},
{
"address": 49308,
"address_region": "program_or_external",
"bytes": "15FEFFC1",
"text": "BSET.B #1, @P9DR",
"mnemonic": "BSET.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 1 of P9DR",
"valid": true
},
{
"address": 49312,
"address_region": "program_or_external",
"bytes": "15FEFFC1",
"text": "BSET.B #1, @P9DR",
"mnemonic": "BSET.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 1 of P9DR",
"valid": true
},
{
"address": 49316,
"address_region": "program_or_external",
"bytes": "15FEFFC1",
"text": "BSET.B #1, @P9DR",
"mnemonic": "BSET.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 1 of P9DR",
"valid": true
},
{
"address": 49320,
"address_region": "program_or_external",
"bytes": "15FEFFD1",
"text": "BCLR.B #1, @P9DR",
"mnemonic": "BCLR.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear bit 1 of P9DR",
"valid": true
},
{
"address": 49324,
"address_region": "program_or_external",
"bytes": "01B9DF",
"text": "SCB/F R1, loc_C08E",
"mnemonic": "SCB/F",
"operands": "R1, loc_C08E",
"kind": "branch",
"targets": [
49294
],
"cycles": {
"false": 3,
"count_minus_1": 4,
"taken": 8,
"base_taken": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49327,
"address_region": "program_or_external",
"bytes": "15FEFE0613",
"text": "MOV:G.B #H'13, @P9DDR",
"mnemonic": "MOV:G.B",
"operands": "#H'13, @P9DDR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65278,
"name": "P9DDR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "P9DDR = H'13",
"valid": true
},
{
"address": 49332,
"address_region": "program_or_external",
"bytes": "15FEFFC1",
"text": "BSET.B #1, @P9DR",
"mnemonic": "BSET.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 1 of P9DR",
"valid": true
},
{
"address": 49336,
"address_region": "program_or_external",
"bytes": "15FEFFC1",
"text": "BSET.B #1, @P9DR",
"mnemonic": "BSET.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 1 of P9DR",
"valid": true
},
{
"address": 49340,
"address_region": "program_or_external",
"bytes": "15FEFFF7",
"text": "BTST.B #7, @P9DR",
"mnemonic": "BTST.B",
"operands": "#7, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 7,
"base_cycles": 6,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "",
"valid": true
},
{
"address": 49344,
"address_region": "program_or_external",
"bytes": "270D",
"text": "BEQ loc_C0CF",
"mnemonic": "BEQ",
"operands": "loc_C0CF",
"kind": "branch",
"targets": [
49359
],
"cycles": {
"not_taken": 3,
"taken": 7,
"base_taken": 7,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49346,
"address_region": "program_or_external",
"bytes": "15FEFFD1",
"text": "BCLR.B #1, @P9DR",
"mnemonic": "BCLR.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear bit 1 of P9DR",
"valid": true
},
{
"address": 49350,
"address_region": "program_or_external",
"bytes": "15FEFE0693",
"text": "MOV:G.B #H'93, @P9DDR",
"mnemonic": "MOV:G.B",
"operands": "#H'93, @P9DDR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65278,
"name": "P9DDR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "P9DDR = H'93",
"valid": true
},
{
"address": 49355,
"address_region": "program_or_external",
"bytes": "5000",
"text": "MOV:E.B #H'00, R0",
"mnemonic": "MOV:E.B",
"operands": "#H'00, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49357,
"address_region": "program_or_external",
"bytes": "200B",
"text": "BRA loc_C0DA",
"mnemonic": "BRA",
"operands": "loc_C0DA",
"kind": "jump",
"targets": [
49370
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49359,
"address_region": "program_or_external",
"bytes": "15FEFFD1",
"text": "BCLR.B #1, @P9DR",
"mnemonic": "BCLR.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear bit 1 of P9DR",
"valid": true
},
{
"address": 49363,
"address_region": "program_or_external",
"bytes": "15FEFE0693",
"text": "MOV:G.B #H'93, @P9DDR",
"mnemonic": "MOV:G.B",
"operands": "#H'93, @P9DDR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65278,
"name": "P9DDR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "P9DDR = H'93",
"valid": true
},
{
"address": 49368,
"address_region": "program_or_external",
"bytes": "5001",
"text": "MOV:E.B #H'01, R0",
"mnemonic": "MOV:E.B",
"operands": "#H'01, R0",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49370,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49371,
"address_region": "program_or_external",
"bytes": "15FEFE0613",
"text": "MOV:G.B #H'13, @P9DDR",
"mnemonic": "MOV:G.B",
"operands": "#H'13, @P9DDR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65278,
"name": "P9DDR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "P9DDR = H'13",
"valid": true
},
{
"address": 49376,
"address_region": "program_or_external",
"bytes": "590007",
"text": "MOV:I.W #H'0007, R1",
"mnemonic": "MOV:I.W",
"operands": "#H'0007, R1",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 3,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49379,
"address_region": "program_or_external",
"bytes": "15FEFFC1",
"text": "BSET.B #1, @P9DR",
"mnemonic": "BSET.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 1 of P9DR",
"valid": true
},
{
"address": 49383,
"address_region": "program_or_external",
"bytes": "15FEFFC1",
"text": "BSET.B #1, @P9DR",
"mnemonic": "BSET.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 1 of P9DR",
"valid": true
},
{
"address": 49387,
"address_region": "program_or_external",
"bytes": "15FEFFF7",
"text": "BTST.B #7, @P9DR",
"mnemonic": "BTST.B",
"operands": "#7, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 6,
"base_cycles": 6,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "",
"valid": true
},
{
"address": 49391,
"address_region": "program_or_external",
"bytes": "2704",
"text": "BEQ loc_C0F5",
"mnemonic": "BEQ",
"operands": "loc_C0F5",
"kind": "branch",
"targets": [
49397
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49393,
"address_region": "program_or_external",
"bytes": "A549",
"text": "BSET.B R1, R5",
"mnemonic": "BSET.B",
"operands": "R1, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49395,
"address_region": "program_or_external",
"bytes": "2002",
"text": "BRA loc_C0F7",
"mnemonic": "BRA",
"operands": "loc_C0F7",
"kind": "jump",
"targets": [
49399
],
"cycles": {
"not_taken": 3,
"taken": 8,
"base_taken": 7,
"alignment_adjustment_taken": 1,
"cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49397,
"address_region": "program_or_external",
"bytes": "A559",
"text": "BCLR.B R1, R5",
"mnemonic": "BCLR.B",
"operands": "R1, R5",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 2,
"base_cycles": 2,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49399,
"address_region": "program_or_external",
"bytes": "15FEFFD1",
"text": "BCLR.B #1, @P9DR",
"mnemonic": "BCLR.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear bit 1 of P9DR",
"valid": true
},
{
"address": 49403,
"address_region": "program_or_external",
"bytes": "15FEFFD1",
"text": "BCLR.B #1, @P9DR",
"mnemonic": "BCLR.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear bit 1 of P9DR",
"valid": true
},
{
"address": 49407,
"address_region": "program_or_external",
"bytes": "15FEFFD1",
"text": "BCLR.B #1, @P9DR",
"mnemonic": "BCLR.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear bit 1 of P9DR",
"valid": true
},
{
"address": 49411,
"address_region": "program_or_external",
"bytes": "01B9DD",
"text": "SCB/F R1, loc_C0E3",
"mnemonic": "SCB/F",
"operands": "R1, loc_C0E3",
"kind": "branch",
"targets": [
49379
],
"cycles": {
"false": 3,
"count_minus_1": 4,
"taken": 9,
"base_taken": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49414,
"address_region": "program_or_external",
"bytes": "15FEFE0693",
"text": "MOV:G.B #H'93, @P9DDR",
"mnemonic": "MOV:G.B",
"operands": "#H'93, @P9DDR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65278,
"name": "P9DDR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "P9DDR = H'93",
"valid": true
},
{
"address": 49419,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49420,
"address_region": "program_or_external",
"bytes": "15FEFFD7",
"text": "BCLR.B #7, @P9DR",
"mnemonic": "BCLR.B",
"operands": "#7, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear bit 7 of P9DR",
"valid": true
},
{
"address": 49424,
"address_region": "program_or_external",
"bytes": "15FEFFC1",
"text": "BSET.B #1, @P9DR",
"mnemonic": "BSET.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 1 of P9DR",
"valid": true
},
{
"address": 49428,
"address_region": "program_or_external",
"bytes": "15FEFFC1",
"text": "BSET.B #1, @P9DR",
"mnemonic": "BSET.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 1 of P9DR",
"valid": true
},
{
"address": 49432,
"address_region": "program_or_external",
"bytes": "15FEFFC1",
"text": "BSET.B #1, @P9DR",
"mnemonic": "BSET.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 1 of P9DR",
"valid": true
},
{
"address": 49436,
"address_region": "program_or_external",
"bytes": "15FEFFD1",
"text": "BCLR.B #1, @P9DR",
"mnemonic": "BCLR.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear bit 1 of P9DR",
"valid": true
},
{
"address": 49440,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49441,
"address_region": "program_or_external",
"bytes": "15FEFFC7",
"text": "BSET.B #7, @P9DR",
"mnemonic": "BSET.B",
"operands": "#7, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 7 of P9DR",
"valid": true
},
{
"address": 49445,
"address_region": "program_or_external",
"bytes": "15FEFFC1",
"text": "BSET.B #1, @P9DR",
"mnemonic": "BSET.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 1 of P9DR",
"valid": true
},
{
"address": 49449,
"address_region": "program_or_external",
"bytes": "15FEFFC1",
"text": "BSET.B #1, @P9DR",
"mnemonic": "BSET.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 1 of P9DR",
"valid": true
},
{
"address": 49453,
"address_region": "program_or_external",
"bytes": "15FEFFC1",
"text": "BSET.B #1, @P9DR",
"mnemonic": "BSET.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 1 of P9DR",
"valid": true
},
{
"address": 49457,
"address_region": "program_or_external",
"bytes": "15FEFFD7",
"text": "BCLR.B #7, @P9DR",
"mnemonic": "BCLR.B",
"operands": "#7, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear bit 7 of P9DR",
"valid": true
},
{
"address": 49461,
"address_region": "program_or_external",
"bytes": "15FEFFC1",
"text": "BSET.B #1, @P9DR",
"mnemonic": "BSET.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 1 of P9DR",
"valid": true
},
{
"address": 49465,
"address_region": "program_or_external",
"bytes": "15FEFFC1",
"text": "BSET.B #1, @P9DR",
"mnemonic": "BSET.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 1 of P9DR",
"valid": true
},
{
"address": 49469,
"address_region": "program_or_external",
"bytes": "15FEFFD1",
"text": "BCLR.B #1, @P9DR",
"mnemonic": "BCLR.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 8,
"base_cycles": 8,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear bit 1 of P9DR",
"valid": true
},
{
"address": 49473,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 13,
"base_cycles": 8,
"alignment_adjustment": 1,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
},
{
"address": 49474,
"address_region": "program_or_external",
"bytes": "15FEFFD7",
"text": "BCLR.B #7, @P9DR",
"mnemonic": "BCLR.B",
"operands": "#7, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear bit 7 of P9DR",
"valid": true
},
{
"address": 49478,
"address_region": "program_or_external",
"bytes": "15FEFFC1",
"text": "BSET.B #1, @P9DR",
"mnemonic": "BSET.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 1 of P9DR",
"valid": true
},
{
"address": 49482,
"address_region": "program_or_external",
"bytes": "15FEFFC1",
"text": "BSET.B #1, @P9DR",
"mnemonic": "BSET.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 1 of P9DR",
"valid": true
},
{
"address": 49486,
"address_region": "program_or_external",
"bytes": "15FEFFC1",
"text": "BSET.B #1, @P9DR",
"mnemonic": "BSET.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 1 of P9DR",
"valid": true
},
{
"address": 49490,
"address_region": "program_or_external",
"bytes": "15FEFFC7",
"text": "BSET.B #7, @P9DR",
"mnemonic": "BSET.B",
"operands": "#7, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 7 of P9DR",
"valid": true
},
{
"address": 49494,
"address_region": "program_or_external",
"bytes": "15FEFFC1",
"text": "BSET.B #1, @P9DR",
"mnemonic": "BSET.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 1 of P9DR",
"valid": true
},
{
"address": 49498,
"address_region": "program_or_external",
"bytes": "15FEFFC1",
"text": "BSET.B #1, @P9DR",
"mnemonic": "BSET.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "set bit 1 of P9DR",
"valid": true
},
{
"address": 49502,
"address_region": "program_or_external",
"bytes": "15FEFFD1",
"text": "BCLR.B #1, @P9DR",
"mnemonic": "BCLR.B",
"operands": "#1, @P9DR",
"kind": "normal",
"targets": [],
"cycles": {
"cycles": 9,
"base_cycles": 8,
"alignment_adjustment": 1,
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [
{
"address": 65279,
"name": "P9DR",
"region": "register_field",
"kind": "registers"
}
],
"comment": "clear bit 1 of P9DR",
"valid": true
},
{
"address": 49506,
"address_region": "program_or_external",
"bytes": "19",
"text": "RTS",
"mnemonic": "RTS",
"operands": "",
"kind": "return",
"targets": [],
"cycles": {
"cycles": 12,
"base_cycles": 8,
"stack_adjustment": 4,
"note": "PC word pop from stack",
"source": "manual Appendix A.4, tables A-7/A-8",
"assumption": "on-chip instruction fetch/operand access, no external wait states"
},
"references": [],
"comment": "",
"valid": true
}
]
}
View Git Blame Copy Permalink