aiden/Sony-rcp
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Timing tests

Browse Source
This commit is contained in:
Aiden
2026-05-13 13:12:43 +10:00
parent f406bc12a2
commit b2d6c9c1f3
3 changed files with 52 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
captures/rcp-powercycle-timing-b0-b1-100ms.txt Normal file
View File

@@ -0,0 +1,9 @@
Direct response sweep: 2 frames x 1 cycles (2 total) on COM5 at 38400 8N1
BASELINE heartbeat-compatible RX: 30 bytes, offset 0, 5 frames + 0 bytes
13:10:55.391 TX cycle=1 p1=0x00 p2=0x00 cmd=0xB0 state=0x00 value=0x80 frame 006 00 00 B0 00 80 6A
13:10:55.516 TX cycle=1 p1=0x00 p2=0x00 cmd=0xB1 state=0x00 value=0x80 frame 006 00 00 B1 00 80 6B
13:10:55.516 ANOMALY 6 RX bytes; first mismatch at byte 0: got 07, heartbeat offset 3 expected 00
13:10:55.516 RX raw 07 80 6C 20 D8 49
Stopping after anomaly.
FINAL heartbeat-compatible RX: 36 bytes, offset 0, 6 frames + 0 bytes
Anomalies: 1